Please use this identifier to cite or link to this item:
http://hdl.handle.net/10397/66265
Title: | On using the cyclically-coupled QC-LDPC codes in future SSDs | Authors: | Lu, Q Sham, CW Lau, FCM |
Issue Date: | 2016 | Source: | 2016 IEEE Asia Pacific Conference on Circuits and Systems, APCCAS 2016, 25-28 Oct. 2016, 7804048, p. 625-628 | Abstract: | As the flash memory continues its capacity scaling and correspondingly decreases its reliability, a technology upgrade regarding the error-correction engine in state-of-art solid-state drives (SSDs) is intensely expected. Due to their limit-approaching decoding ability, low-density parity-check (LDPC) codes are seen as one of the most promising substitute for the traditional BCH codes, though implementation barriers remain to degrade their performance. In our recent work, a co-design of LDPC block codes and their decoder architecture are developed and found suitable to apply to address these barriers with an overall excellence in error rate, complexity as well as throughput. Four codes of 4 KB and 4/5 rate are proposed and their FPGA-based implementations are conducted. It is shown that the decoders reach 1.47 Gb/s throughput at 100 MHz clock rates, and their complexity are estimated to be 1 million gates with 1 Mb memory. | Publisher: | Institute of Electrical and Electronics Engineers Inc. | ISBN: | 9781509015702 | DOI: | 10.1109/APCCAS.2016.7804048 | Description: | 2016 IEEE Asia Pacific Conference on Circuits and Systems, APCCAS 2016, South Korea, 25-28 October 2016 | Rights: | © 2016 IEEE. Personal use of this material is permitted. Permission from IEEE must be obtained for all other uses, in any current or future media, including reprinting/republishing this material for advertising or promotional purposes, creating new collective works, for resale or redistribution to servers or lists, or reuse of any copyrighted component of this work in other works. The following publication Q. Lu, C. Sham and F. C. M. Lau, "On using the cyclically-coupled QC-LDPC codes in future SSDs," 2016 IEEE Asia Pacific Conference on Circuits and Systems (APCCAS), 2016, pp. 625-628 is available at https://dx.doi.org/10.1109/APCCAS.2016.7804048. |
Appears in Collections: | Conference Paper |
Files in This Item:
File | Description | Size | Format | |
---|---|---|---|---|
a0721-n20_2016APCCS.pdf | Pre-Published version | 254.69 kB | Adobe PDF | View/Open |
Page views
117
Last Week
1
1
Last month
Citations as of May 5, 2024
Downloads
111
Citations as of May 5, 2024
SCOPUSTM
Citations
5
Last Week
0
0
Last month
Citations as of May 3, 2024
WEB OF SCIENCETM
Citations
1
Last Week
0
0
Last month
Citations as of May 2, 2024
Google ScholarTM
Check
Altmetric
Items in DSpace are protected by copyright, with all rights reserved, unless otherwise indicated.