Back to results list
Show full item record
Please use this identifier to cite or link to this item:
|Title:||Routability-driven floorplanning of analog and mixed-signal circuits||Authors:||Zhou, Hongxia||Degree:||M.Phil.||Issue Date:||2014||Abstract:||The exponential increase in scale and complexity of very large scale integrated circuits (VLSI) poses a great challenge to the present electronic design automation (EDA) techniques. As an essential step in the whole EDA layout synthesis, placement design is attracting more and more attention, especially the one for analog and mixed-signal integrated circuits. Recently, the experts in this field observe a variety of analog-specific layout constraints to obtain high-performance placements. These constraints include symmetry, alignment, boundary, preplace, abutment, range and maximum separation and addition-ally the routability of the placement. In order to solve this multi-objective placement problem, two different approaches are proposed in this thesis. One employs the sequence pair (SP) representation to solve the placement problem with mixed constraints. The routability of the placement is improved by performing module expansion according to the net congestion probability in the circuits. The other one applies the polish expression (PE) representation and utilizes the characteristics of the slicing structures to achieve better placement results. Experimental results on area and routability demonstrate that the two approaches are effective and feasible in solving the complex placement problem.||Subjects:||Integrated circuits.
Electronic circuit design.
Hong Kong Polytechnic University -- Dissertations
|Pages:||ix, 97 leaves : illustrations ; 30 cm|
|Appears in Collections:||Thesis|
View full-text via https://theses.lib.polyu.edu.hk/handle/200/7864
Citations as of Jun 4, 2023
Items in DSpace are protected by copyright, with all rights reserved, unless otherwise indicated.