Thermal annealing and temperature dependences of memory effect in organic memory transistor

X. C. Ren, S. M. Wang, C. W. Leung, F. Yan, and P. K. L. Chan

**Applied Physics** 

Citation: Appl. Phys. Lett. 99, 043303 (2011); doi: 10.1063/1.3617477

View online: http://dx.doi.org/10.1063/1.3617477

Letters

View Table of Contents: http://apl.aip.org/resource/1/APPLAB/v99/i4

Published by the American Institute of Physics.

## **Related Articles**

Nonvolatile memory characteristics of organic thin film transistors using poly(2-hydroxyethyl methacrylate)-based polymer multilayer dielectric APL: Org. Electron. Photonics 4, 214 (2011)

Nonvolatile memory characteristics of organic thin film transistors using poly(2-hydroxyethyl methacrylate)-based polymer multilayer dielectric Appl. Phys. Lett. 99, 143308 (2011)

Flexible resistive random access memory using solution-processed TiOx with AI top electrode on Ag layer-inserted indium-zinc-tin-oxide-coated polyethersulfone substrate Appl. Phys. Lett. 99, 142110 (2011)

A solution processed nonvolatile resistive memory device with Ti/CdSe quantum dot/Ti-TiOx/CdSe quantum dot/indium tin-oxide structure J. Appl. Phys. 110, 074505 (2011)

Investigating the improvement of resistive switching trends after post-forming negative bias stress treatment Appl. Phys. Lett. 99, 132104 (2011)

## Additional information on Appl. Phys. Lett.

Journal Homepage: http://apl.aip.org/ Journal Information: http://apl.aip.org/about/about\_the\_journal Top downloads: http://apl.aip.org/features/most\_downloaded

Information for Authors: http://apl.aip.org/authors

## ADVERTISEMENT



## Thermal annealing and temperature dependences of memory effect in organic memory transistor

X. C. Ren,<sup>1</sup> S. M. Wang,<sup>1</sup> C. W. Leung,<sup>2</sup> F. Yan,<sup>2</sup> and P. K. L. Chan<sup>1,a)</sup> <sup>1</sup>Department of Mechanical Engineering, The Hong Kong Polytechnic University, Hong Kong, China <sup>2</sup>Department of Applied Physics, The Hong Kong Polytechnic University, Hong Kong, China

(Received 19 April 2011; accepted 8 July 2011; published online 28 July 2011)

We investigate the annealing and thermal effects of organic non-volatile memory with floating silver nanoparticles by real-time transfer curve measurements. During annealing, the memory window shows shrinkage of 23% due to structural variation of the nanoparticles. However, by increasing the device operating temperature from 20 to 90 °C after annealing, the memory window demonstrates an enlargement up to 100%. The differences in the thermal responses are explained and confirmed by the co-existence of electron and hole traps. Our findings provide a better understanding of organic memory performances under various operating temperatures and validate their applications for temperature sensing or thermal memories. © 2011 American Institute of Physics. [doi:10.1063/1.3617477]

Organic electronic devices have drawn much attention due to their low fabrication temperature, compatible with flexible substrates, large fabrication area, and low production costs.<sup>1,2</sup> Among different organic devices, transistors play a very important role as they are the key element of various types of integrated circuits including memories. Organic non-volatile memories (ONVM) based on organic thin film transistors (OTFT) have been demonstrated in different structures such as floating gate, charge trapping dielectric, and ferroelectric gate dielectric.<sup>3–5</sup> Recently, we demonstrated an ONVM structure by applying floating silver nano particles (NPs) into the semiconductor layers of OTFT.<sup>6</sup> Such structure can maintain the relatively high mobility of the device and simplify the fabrication steps as no floating gate layer is needed.

The environmental and thermal instability of organic materials is one of the reasons why the commercialization of organic electronic devices has not been fully achieved. Although the ambient environment induced degradation of pentacene-based OTFT at room temperature has been reported,<sup>7</sup> more investigation is still needed for the thermal instability of the thin film transistors structure devices, especially the ONVM. For the OTFT, multiple trapping and releasing (MTR) model is commonly adapted to explain the Arrhenius relationship,<sup>8–10</sup> but this model fails at elevated temperatures where scattering of charges become important.<sup>9,10</sup> In contrast to OTFT, the thermal effects on the performance of the ONVM have not been investigated in detail, and the relationship between memory window and the operating temperature remains unclear. Since the metal NPs embedded into the organic materials are thermally unstable and aggregation may occur in room ambient under high temperature,<sup>11</sup> the memory effect (hysteresis loop) in the floating nanopartice ONVM would be strongly dependent on the

temperature and annealing process. A detailed study on the thermal response of ONVM would be very useful for understanding the charge trapping and transporting mechanisms under various temperatures.

In the current work, we separately study the annealing and temperature effects in the floating Ag NPs ONVM devices by monitoring the real-time transfer output curves. We found the memory window ( $\Delta V_{th}$ ) decreases by 14.8 V ( $\sim 23\%$  of the original value) during the annealing process; after annealing, the device became stabilized and sensitive only to variations of the operating temperature. The memory window shows a 100% increase from 24.1 to 48.3 V when the temperature rises from 20 to 90 °C. Such trend is similar to the TANOS memory<sup>12</sup> but different from the silicon ferroelectric memory devices where memory window decreases with temperature.<sup>13</sup> The nature of the trap states in the ONVM device is studied by transmission electronic microscopy (TEM) analysis and time-domain drain-source current (I<sub>DS</sub>) measurements. The potential applications of the observed bipolar trap states in the ONVM devices are also discussed.

Similar to the previous devices,<sup>6</sup> the thicknesses of the active region layers in order are pentacene (15 nm), Ag NPs (3 nm), and pentacene (25 nm). The channel length and width of the device are 50 and 1000  $\mu$ m, respectively. The detailed fabrication process has been reported elsewhere<sup>6</sup> and will not be repeated here. The current-voltage characteristics of the transistor memory devices were measured using an Agilent 4156C Semiconductor Parameter Analyzer. Peltier heater connected with a Newport 350A temperature controller was applied to control the temperature of the device, and the surface temperature of the sample was monitored by a microthermocouple (30  $\mu$ m). All measurements were performed in dark and room ambient conditions.

To separate the annealing and temperature effects, the heating processes were divided into three stages: (1) initial heating, (2) constant temperature annealing, and (3) periodic cycling as shown in Fig. 1(b) and are represented by the numbers (1)–(13). Throughout the process, the temperature

<sup>&</sup>lt;sup>a)</sup>Author to whom correspondence should be addressed. Electronic mail: mmklchan@polyu.edu.hk. Tel.: +852 27666664. Present address: Department of Mechanical Engineering, The University of Hong Kong, Hong Kong, China.



FIG. 1. (Color online) (a) Schematic diagram of ONVM device. (b) Temperature profile applied on the device as a function of time. The transfer I-V characteristics for ONVM device under different thermal process are shown in (c) stage 1, (d) stage 2 and (e) stage 3, respectively.

controller maintained the heating and cooling rate at  $10 \,^{\circ}\text{C}/$ min. Fig. 1 show the transfer curves of the ONVM at different regions, with the drain-source voltage (V<sub>DS</sub>) maintained at -80 V. In the transfer curves,  $V_{th1}$  is defined as the threshold voltage when gate voltage  $(V_G)$  is sweeping from +80 to -80 V (off-to-on), and V<sub>th2</sub> is defined as the threshold voltage when  $V_G$  is sweeping from -80 to +80 V (on-to-off). The memory window  $(\Delta V_{th})$  is given by the difference between the two threshold voltages due to different sweeping directions, i.e.,  $\Delta V_{th} = V_{th1} - V_{th2}$ . As shown in Fig. 1(c), during the initial temperature rising stage, V<sub>th1</sub> is right shifted when temperature increases from 20 to 90 °C while the V<sub>th2</sub> remains relatively stable. As a result, the memory window of the device increases from 50 V at 20 °C to 64.1 V at 90 °C during the initial 10 min heating process in stage 1. In stage 2 (Fig. 1(d)), when the device is annealed at a constant temperature of 90  $^\circ$ C, V<sub>th2</sub> drops continuously to a steady value but V<sub>th1</sub> remains constant. By comparing the results in Figs. 1(c) and 1(d), one can notice that V<sub>th1</sub> appears to be temperature dependent while, on the other hand, the temperature dependence of V<sub>th2</sub> is less explicit but shows a stronger time dependent behavior. After the annealing process (stage 3), the device became stabilized, and the transfer curves of the ONVM devices only show temperature dependence as shown in Fig. 1(e). The values of  $V_{th1}$  and  $V_{th2}$  for point 1-13 are listed in Table I (see Supplementary material). It is worthy to mention that V<sub>th1</sub> is close to zero and V<sub>th2</sub> is -20.6 V after annealing; it suggests hole traps are dominant at room temperature and agrees with our previous observation.<sup>6</sup> A detailed discussion about the variation of threshold voltages will be presented in the following section.

Different from the temperature dependence  $V_{th1}$ , the right shift of  $V_{th2}$  during annealing is irreversible, and it is attributed to the permanent structural change in the device during the annealing. Silver NPs between two pentacene layers before (point 1) and after (point 13) annealing are observed in top view TEM images as shown in Figs. 2(a) and 2(b), respectively. It can be noticed that the silver nanoparticles aggregate and the size of the NPs increases after annealing at 90 °C. By performing image processing in MAT-LAB, the silver nanoparticles density in Figs. 2(a) and 2(b) are evaluated to be  $6.7 \times 10^{11}$  cm<sup>-2</sup> and  $4.2 \times 10^{11}$  cm<sup>-2</sup>, respectively.



FIG. 2. TEM images of silver NPs in pentacene layer before (a) and after (b) annealing. The dark spots represent the silver nanoparticles.

tively. The trap density  $(\Delta n)$  is proportional to the shift of the threshold voltage  $\Delta V_{th}$  by  $^{14} \Delta n = \frac{\Delta V_{th}C_i}{e_i}$ . where  $C_i$  is the unit area capacitance of dielectric layer. By comparing the reduction of the trap density obtained from the equation and areal density of the Ag NPs, the average trapped charges per silver nanoparticle decrease from 5.4 to 3.8 after annealing. A possible explanation for the reduction of the trapping efficiency of the nanoparticles is the growing and crystallization of the Ag NPs which would reduce the hole trap states within the nanoparticles or at the interface between the NP and pentacene. More detailed investigations at the interface between the nanoparticles and the pentance are needed to verify the exact location of traps and the formation mechanism.

For the  $V_{th1}$ , the strong temperature dependence and reversible shift of  $V_{th1}$  suggest a different voltage shifting mechanism from  $V_{th2}$ . The hole traps dominate the hysteresis effect of ONVM device at room temperature, and the increase in temperature only causes variation of  $V_{th1}$ , but not  $V_{th2}$ . We speculate the right shift of  $V_{th1}$  with temperature is due to the generation and filling of negative charges (electron) traps in the active region. To verify that, we applied time-domain drain-source current measurements<sup>7</sup> under different temperatures by keeping  $V_G$  at +40 V for the first 100 s and then switched to +60 V for another 100 s. If the



FIG. 3. (Color online) (a) Time-domain measurement data for ONVM device at 20, 60, and 90°C. Upper panel shows the applied  $V_G$  waveform during the experiment. (b) Schematic diagram of electron traps formation and transfer curve at 20°C, suggesting negligible electron traps at this temperature; (c) schematic diagram of electron traps formation and transfer curve at 90°C, suggesting more electron traps at this temperature and right shift of  $V_{th1}$ .

electron traps exist, certain amount of electron traps are filled at the first 100 s; after  $V_G$  is switched to +60 V, more electrons will be further trapped and more holes are required to balance the trapped electrons; hence, the drain-source current increases with time and right shift of V<sub>th1</sub>. On the other hand, if there is no electron traps, a more positive V<sub>G</sub> will not fill the traps, so the drain-source current remains constant after the switching of V<sub>G</sub>. From the results shown in Fig. 3(a), the  $I_{DS}$  remains constant after t = 100 s at 20 °C, suggesting hole traps is dominating in the device and the electron trap density is negligible at room temperature. However, when the temperature is at 90  $^\circ\text{C},$  the  $I_{\text{DS}}$  increases significantly after t = 100 s and the rising rate also goes up with temperature due to the presence of electron traps. By comparing the ONVM results with the pentacene OTFT without silver NPs layer,<sup>15</sup> the increase of V<sub>th1</sub> in OTFT is similar to the ONVM while the V<sub>th2</sub> remains constant. It suggests the shift of V<sub>th1</sub> in ONVM is independent of the Ag NPs. These thermal induced electron trap states are reversible and highly sensitive to temperature. It is different from the traps induced by illumination and oxygen environment observed by Ogawa et al., where the charges can maintain for tens of hours.<sup>16</sup> Furthermore, the thermal induced traps are also different from the bias-stress induced traps; in the bias-stress test of a p-type OTFT, a continuous negative gate bias would induce immobile trapped holes at the dielectric and causes left (negative) shift of V<sub>th</sub>, but not the right shift as observed at the elevated temperature.<sup>17</sup> We believe the extra electron traps in the ONVM device are due to the SiOH silanol groups<sup>18</sup> and oxygen anion<sup>19</sup> formed when the device is under room ambient condition, and the formation of these electron traps is temperature sensitive. The schematic diagram of hysteresis loop of the ONVM devices after annealing at 20 and 90 °C are shown in Figs. 3, respectively. At 20 °C, Fig. 3(b) shows that only little electron traps are located in the channel. Sweeping the gate bias from +80 V will fill these traps and induce holes to balance the trapped electrons. However, due to the low density of the electron traps, the induced holes affect shows very little enhance to the  $I_{DS}$ , and the  $V_{th1}$  is close to zero. When  $V_G$  is at -80 V, all the hole traps will be filled and cause screening effect when V<sub>G</sub> is sweeping from -80 to +80 V; hence, the V<sub>th2</sub> is a negative value and shows the hysteresis effect. At 90 °C, more electron traps are induced by high temperature and filled at a +80 V V<sub>G</sub> bias. The I<sub>DS</sub> will increase and cause the right shift of V<sub>th1</sub>. All the electron traps are empty at -80 V starting V<sub>G</sub> bias, so the V<sub>th2</sub> has no significant changes.

In summary, we studied the annealing and thermal effects in ONVM devices and provide explanation to the memory responses at different temperatures. Depending on the operating temperature of the ONVM device, we find that other than the hole traps, electron traps would also contribute to the hysteresis loop and enlarge the memory window of the device at the elevated temperatures. In the floating NP ONVM devices, one can make use of the shifting of the threshold voltages and enlargement of the memory window for the storage levels of Boolean states "0" and "1". By placing the array of the ONVM devices on the object, the temperature profile of the object can be measured and stored by the ONVM array. Our finding can not only provide better understanding on the relationship between hysteresis effect and operating temperature in floating Ag NP ONVM devices but also demonstrate their potentials applications as temperature sensors and thermal memories arrays.

This work was supported by research grant (Grant No. A-PK98) from Hong Kong Polytechnic University. Funding from HKSAR through UGC grant (Grant No. PolyU 5112/08E) is also acknowledged.

- <sup>1</sup>H. Sirringhaus, Adv. Mater. **21**, 3859 (2009).
- <sup>2</sup>T. Sekitani, U. Zschieschang, H. Klauk, and T. Someya, Nat. Mater. 9, 1015 (2010).
- <sup>3</sup>P. Heremans, G. H. Gelinck, R. Müller, K. J. Baeg, D. Y. Kim, and Y. Y. Noh, Chem. Mater. **23**, 341 (2011).
- <sup>4</sup>T. Sekitani, T. Yokota, U. Zschieschang, H. Klauk, S. Bauer, K. Takeuchi, M. Takamiya, T. Sakurai, and T. Someya, Science **326**, 1516 (2009).
- <sup>5</sup>W. L. Leong, P. S. Lee, A. Lohani, Y. M. Lam, T. Chen, S. Zhang, A.
- Dodabalapur, and S. G. Mhaisalkar, Adv. Mater. **20**, 2325 (2009). <sup>6</sup>S. M. Wang, C. W. Leung, and P. K. L. Chan, Org. Electron. **11**, 990 (2010).
- <sup>7</sup>G. Gu, M. G. Kane, J. E. Doty, and A. H. Firester, Appl. Phys. Lett. **87**, 243512 (2005).
- <sup>8</sup>J. A. Letizia, J. Rivnay, A. Facchetti, M. A. Ratner, and T. J. Marks, Adv. Funct. Mater. **20**, 50 (2010).
- <sup>9</sup>M. Zhu, G. Liang, T. Cui, and K. Varaharamyan, Solid State Electron. **49**, 884 (2005).
- <sup>10</sup>S. Jung, T. Ji, and V. K. Varadan, Appl. Phys. Lett. **90**, 062105 (2007).
- <sup>11</sup>L. Rast and A. Stanishevsky, Appl. Phys. Lett. **87**, 223118 (2005).
- <sup>12</sup>A. Rothschild, L. Breuil, G. Van den bosch, O. Richard, T. Conard, A. Franquet, A. Cacciato, I. Debusschere, M. Jurczak, J. Van Houdt, J. A. Kittl, U. Ganguly, L. Date, P. Boelen, and R. Schreutelkamp, in 39th *European Solid-State Device Research Conference*, Athens, Greek, 14–18 September 2009, p. 272.
- <sup>13</sup>T. Li, S. T. Hsu, B. D. Ulrich, and D. R. Evans, IEEE Trans. Electron Devices 50, 2280 (2003).
- <sup>14</sup>K. J. Baeg, Y. Y. Noh, J. Ghim, S. J. Kang, H. Lee, and D. Y. Kim, Adv. Mater. 18, 3179 (2006).
- $^{15}$ See supplementary material at http://dx.doi.org/10.1063/1.3617477 for the temperature dependence of  $V_{\rm th}$  of OTFT device.
- <sup>16</sup>S. Ogawa, T. Naijo, Y. Kimura, H. Ishil, and M. Niwano, Appl. Phys. Lett. 86, 252104 (2005).
- <sup>17</sup>S. G. J. Mathijssen, M. J. Spijkman, A. M. Andringa, P. A. van Hal, I. McCulloch, M. Kemerink, R. A. J. Janssen, and D. M. de Leeuw, Adv. Mater. **22**, 5105 (2010).
- <sup>18</sup>L. L. Chua, J. Zaumseil, J. F. Chang, E. C. W. Ou, P. K. H. Ho, H. Sirringhaus, and R. H. Friend, Nature **434**, 194 (2005).
- <sup>19</sup>G. Gu, M. G. Kane, and S.-C. Mau, J. Appl. Phys. **101**, 014504 (2007).