Please use this identifier to cite or link to this item:
Title: Iterational retiming : maximize iteration-level parallelism for nested loops
Authors: Xue, C
Shao, Z 
Liu, M
Shao, E
Keywords: keywords: {nested loops
Issue Date: 2005
Publisher: IEEE
Source: Third IEEE/ACM/IFIP International Conference on Hardware/Software Codesign and System Synthesis, 2005 : CODES+ISSS '05, September 2005, Jersey City, NJ, USA, p. 309-314 How to cite?
Abstract: Nested loops are the most critical sections in many scientific and Digital Signal Processing (DSP)applications.It is important to study effective and efficient transformation techniques to increase parallelism for nested loops.In this paper, we propose a novel technique,iterational retiming,that can satisfy any given timing constraint by achieving full parallelism for iterations in a partition. Theorems and efficient algorithms are proposed for iterational retiming. The experimental results show that iterational retiming is a promising technique for parallel embedded systems.It can achieve 87% improvement over software pipelining and 88%improvement over loop unfolding on average.
ISBN: 1-59593-161-9
DOI: 10.1145/1084834.1084910
Appears in Collections:Conference Paper

View full-text via PolyU eLinks SFX Query
Show full item record

Page view(s)

Last Week
Last month
Citations as of Jul 9, 2018

Google ScholarTM



Items in DSpace are protected by copyright, with all rights reserved, unless otherwise indicated.