Please use this identifier to cite or link to this item: http://hdl.handle.net/10397/67084
Title: Optimization of behavioral IPs in multi-processor system-on-chips
Authors: Liu, YD
Schafer, BC
Issue Date: 2016
Publisher: Institute of Electrical and Electronics Engineers
Source: 2016 21st Asia and South Pacific Design Automation Conference (ASP-DAC), Jan 25-28, 2016, Macao, People's Republic of China, p. 336-341 How to cite?
URI: http://hdl.handle.net/10397/67084
ISBN: 978-1-4673-9569-4
Appears in Collections:Conference Paper

Access
View full-text via PolyU eLinks SFX Query
Show full item record

WEB OF SCIENCETM
Citations

1
Last Week
0
Last month
Citations as of Nov 17, 2017

Page view(s)

18
Last Week
0
Last month
Checked on Nov 19, 2017

Google ScholarTM

Check



Items in DSpace are protected by copyright, with all rights reserved, unless otherwise indicated.