Please use this identifier to cite or link to this item:
Title: An ASIC design of a high-speed clock and data recovery circuit
Authors: Ng, CW
Yu, KH
Sham, CW
Tse, CK 
Issue Date: 2011
Source: Proceedings of the International Conference on Electronics and Information Engineering (ICEIE' 2011), Tianjin, China, September 2011, p. 1-6
Appears in Collections:Conference Paper

Show full item record

Page view(s)

Last Week
Last month
Citations as of Sep 27, 2020

Google ScholarTM


Items in DSpace are protected by copyright, with all rights reserved, unless otherwise indicated.