Please use this identifier to cite or link to this item: http://hdl.handle.net/10397/50305
Title: Optimal loop parallelization for maximizing iteration-level parallelism
Authors: Liu, DUO
Shao, Z 
Wang, M
Guo, M
Xue, J
Issue Date: 2009
Source: International Conference on Compilers, Architecture, and Synthesis for Embedded Systems (CASES 2009), Grenoble, France, Oct 2009, p. 67-76 How to cite?
URI: http://hdl.handle.net/10397/50305
Appears in Collections:Conference Paper

Show full item record

Page view(s)

24
Last Week
1
Last month
Checked on Nov 13, 2017

Google ScholarTM

Check



Items in DSpace are protected by copyright, with all rights reserved, unless otherwise indicated.