Please use this identifier to cite or link to this item: http://hdl.handle.net/10397/29086
Title: Realization of discrete Fourier transforms using a nesting algorithm
Authors: Siu, WC 
Wong, KL
Issue Date: 1991
Source: International journal of electronics, 1991, v. 70, no. 4, p. 671-689 How to cite?
Journal: International Journal of Electronics 
Abstract: A nesting discrete Fourier transform technique is proposed for computing discrete Fourier transforms. This technique relies on only two primitive modules and other modules are generated by a standard nesting procedure. In software realization, the speed of computation of this approach is comparable to the speed of computation of Winograd Fourier transform algorithms, whereas the program size of the present approach is smaller than that of WFTAs. This approach is most suitable for cases where there are restrictions on the memory size. For a hardware realization, two simple systolic cells are suggested for the realization of long DFTs using a pipeline systolic structure. This new architecture is most suitable for realization using VLSI techniques and requires significantly fewer devices compared to methods reported before.
URI: http://hdl.handle.net/10397/29086
ISSN: 0020-7217
Appears in Collections:Journal/Magazine Article

Access
View full-text via PolyU eLinks SFX Query
Show full item record

Page view(s)

37
Last Week
1
Last month
Checked on Aug 20, 2017

Google ScholarTM

Check



Items in DSpace are protected by copyright, with all rights reserved, unless otherwise indicated.