Please use this identifier to cite or link to this item: http://hdl.handle.net/10397/16583
Title: An analytical approach to modeling and evaluation of optical chip-scale network using stochastic network calculus
Authors: Feng, Q
Cao, J 
Qian, Y
Dou, W
Keywords: Burst loss probability
Network-on-Chip
Optical Burst Switching
Performance analysis
Stochastic Network Calculus
Issue Date: 2012
Source: Proceedings of the 14th IEEE International Conference on High Performance Computing and Communications, HPCC-2012 - 9th IEEE International Conference on Embedded Software and Systems, ICESS-2012, 2012, 6332288, p. 1039-1046 How to cite?
Abstract: Optical networks have recently been proposed for chip-scale communication on high performance manycore chips by leveraging their notable advantages in bandwidth and power-efficiency. The design of optical network on-chip (NoC) is characterized by challenging trade-offs among latency, throughput, energy consumption, and silicon area requirements. These trade-offs are conventionally studied using simulations which become computationally expensive, especially for complex optical NoCs. In this paper, we present an analytical approach based on stochastic network calculus (SNC) to model and evaluate chip-scale optical networks. SNC is a new theory dealing with queuing type problems, which provides an elegant framework for computer network analysis. Our work applies the stochastic network calculus theory on chip-scale optical burst-switched interconnection network. We develop SNC models for the edge node to estimate on-chip memory requirements and calculating end-to-end network latency. Furthermore, we propose a "virtual wavelength buffer" model to study the wavelength requirements with respect to a tolerable burst loss probability. These analytical models can be used to rapidly dimension system resources requirements and performance bounds, which are essential for early-stage network design. Cycle-accurate simulation results verify that our analytical bounds are tight, which means that our SNC-based approach can provide useful system-level guidelines for optical chip-scale network design.
Description: 14th IEEE International Conference on High Performance Computing and Communications, HPCC-2012 - 9th IEEE International Conference on Embedded Software and Systems, ICESS-2012, Liverpool, 25-27 June 2012
URI: http://hdl.handle.net/10397/16583
ISBN: 9780769547497
DOI: 10.1109/HPCC.2012.152
Appears in Collections:Conference Paper

Access
View full-text via PolyU eLinks SFX Query
Show full item record

SCOPUSTM   
Citations

2
Last Week
0
Last month
0
Citations as of Aug 19, 2017

WEB OF SCIENCETM
Citations

2
Last Week
0
Last month
0
Citations as of Aug 22, 2017

Page view(s)

38
Last Week
3
Last month
Checked on Aug 20, 2017

Google ScholarTM

Check

Altmetric



Items in DSpace are protected by copyright, with all rights reserved, unless otherwise indicated.