Please use this identifier to cite or link to this item:
Title: Analog and mixed-signal IP cores testing
Authors: Wong, MWT
Ko, KY
Lee, YS
Keywords: Analogue processing circuits
Built-in self test
Design for testability
Fault diagnosis
Industrial property
Integrated circuit testing
Mixed analogue-digital integrated circuits
Issue Date: 2002
Publisher: IEEE
Source: The First IEEE International Workshop on Electronic Design, Test and Applications, 2002 : proceedings : January 2002, Christchurch, p. 3-7 How to cite?
Abstract: This paper, describes a test approach for Intellectual Property (IP) analog or mixed-signal cores, which may be used in core-based System-on-Chip (SOC) designs. The proposed method comprises a two-phase test design process. Given an analog/mixed-signal IP core, an equivalent fault analysis is carried out in the initial phase. The main aim is to extract useful insights for improving the BIST and DfT designs which to be conducted in the second phase. An early built-in self-test (BIST) method was able to achieve high fault coverage comparable to the traditional scan techniques. In the second phase, we propose to apply an improved version of this method based on the weighted sum of selected node voltages. Besides high fault coverage, the proposed BIST technique only needs an extra testing output pin and only a single DC stimulus is needed to feed at the primary input of the circuit under test (CUT). Hence, the proposed BIST technique is especially suitable for the testing environment of IP cores
ISBN: 0-7695-1453-7
DOI: 10.1109/DELTA.2002.994579
Appears in Collections:Conference Paper

View full-text via PolyU eLinks SFX Query
Show full item record

Page view(s)

Last Week
Last month
Citations as of Aug 13, 2018

Google ScholarTM



Items in DSpace are protected by copyright, with all rights reserved, unless otherwise indicated.