Please use this identifier to cite or link to this item: http://hdl.handle.net/10397/14538
Title: Iterational retiming with partitioning : loop scheduling with complete memory latency hiding
Authors: Xue, CJ
Hu, J
Shao, Z 
Sha, E
Keywords: Codesign
Hardware/software
Loop transformation
Memory latency hiding
Issue Date: 2010
Publisher: Assoc Computing Machinery
Source: Transactions on embedded computing systems, 2010, v. 9, no. 3, 22 How to cite?
Journal: Transactions on Embedded Computing Systems 
Abstract: The widening gap between processor and memory performance is the main bottleneck for modern computer systems to achieve high processor utilization. To hide memory latency, a variety of techniques have been proposedfrom intermediate fast memories (caches) to various prefetching and memory management techniques. In this article, we propose a new loop scheduling with memory management technique, Iterational Retiming with Partitioning (IRP), that can completely hide memory latencies for applications with multidimensional loops on architectures like CELL processor. In IRP, the iteration space is first partitioned carefully. Then a two-part schedule, consisting of processor and memory parts, is produced such that the execution time of the memory part never exceeds the execution time of the processor part. These two parts are executed simultaneously and complete memory latency hiding is reached. In this article, we prove that such optimal two-part schedule can always be achieved given the right partition size and shape. Experiments on DSP benchmarks show that IRP consistently produces optimal solutions as well as significant improvement over previous techniques.
URI: http://hdl.handle.net/10397/14538
DOI: 10.1145/1698772.1698780
Appears in Collections:Journal/Magazine Article

Access
View full-text via PolyU eLinks SFX Query
Show full item record

SCOPUSTM   
Citations

12
Last Week
0
Last month
0
Citations as of Feb 24, 2017

WEB OF SCIENCETM
Citations

5
Last Week
0
Last month
0
Citations as of Feb 24, 2017

Page view(s)

17
Last Week
0
Last month
Checked on Feb 19, 2017

Google ScholarTM

Check

Altmetric



Items in DSpace are protected by copyright, with all rights reserved, unless otherwise indicated.