Please use this identifier to cite or link to this item:
Title: A fast performance analysis tool for multicore, multithreaded communication processors
Authors: Jung, H
Ju, M
Che, H
Wang, Z
Keywords: Code path
Communication processor
Issue Date: 2008
Publisher: IEEE
Source: 11th IEEE High Assurance Systems Engineering Symposium, 2008 : HASE 2008, 3-5 December 2008, Nanjing, p. 135-144 How to cite?
Abstract: To allow fast communication processor (CP) performance testing of task-to-CP-topology mapping, we propose a fast CP simulation tool with a few novel ideas that make it generic, fast, and accurate. Our major goal is to focus on modeling features common to a wide variety of CP architectures and incorporate relevant CP specific features as plug-ins. This tool not only allows user-defined packet arrival processes and code path mixtures to be tested, but also provides a way to allow the maximum sustainable line rate to be quickly estimated. Case studies based on a large number of code samples available in IXP1200/2400 workbenches show that the maximum sustainable line rates estimated using our tool are consistently within 6% of cycle-accurate simulation results. Moreover, each simulation run takes only a few seconds to finish on a Pentium III PC, which strongly demonstrates the power of this tool for fast CP performance testing.
ISBN: 978-0-7695-3482-4
ISSN: 1530-2059
DOI: 10.1109/HASE.2008.18
Appears in Collections:Conference Paper

View full-text via PolyU eLinks SFX Query
Show full item record


Last Week
Last month
Citations as of Jul 29, 2018

Page view(s)

Last Week
Last month
Citations as of Aug 13, 2018

Google ScholarTM



Items in DSpace are protected by copyright, with all rights reserved, unless otherwise indicated.