Please use this identifier to cite or link to this item: http://hdl.handle.net/10397/13283
Title: Block flipping and white space distribution for wirelength minimization
Authors: Sham, CW
Young, EFY
Keywords: Floorplanning
Optimization
Issue Date: 2009
Publisher: Elsevier Science Bv
Source: Integration, the VLSI journal, 2009, v. 42, no. 2, p. 246-253 How to cite?
Journal: Integration, the VLSI Journal 
Abstract: Floorplanning plays an important role in the physical design of very large scale integration (VLSI) circuits. Traditional floorplanners use heuristics to optimize a floorplan based on multiple objectives. Besides traditional floorplanning approaches, some post-floorplanning steps can be applied to consider block flipping, pin assignment and white space distribution to optimize the performance. If we can consider the above three optimizations simultaneously as a post-floorplanning step, the total wirelength can be further reduced without modifying the original floorplan topology. Experimental results show that our approach can handle these issues simultaneously and wirelength can be further improved with a small penalty in runtime. Thus, this approach is highly desirable to be incorporated into a floorplanner as a post-processing step for wirelength optimization.
URI: http://hdl.handle.net/10397/13283
DOI: 10.1016/j.vlsi.2008.08.001
Appears in Collections:Journal/Magazine Article

Access
View full-text via PolyU eLinks SFX Query
Show full item record

Page view(s)

43
Last Week
0
Last month
Checked on Dec 11, 2017

Google ScholarTM

Check

Altmetric



Items in DSpace are protected by copyright, with all rights reserved, unless otherwise indicated.