This version of the article has been accepted for publication, after peer review (when applicable) and is subject to Springer Nature's AM terms of use (https://www.springernature.com/gp/open-research/policies/accepted-manuscript-terms), but is not the Version of Record and does not reflect post-acceptance improvements, or any corrections. The Version of Record is available online at: https://doi.org/10.1007/s10909-018-1985-1

A General Strategy to Achieve Colossal Permittivity and Low Dielectric Loss Through Constructing Insulator/Semiconductor/Insulator Multilayer Structures

Kai Liu<sup>1</sup>, Yalong Sun<sup>1</sup>, Fengang Zheng<sup>1,2\*</sup>, Mei-Yan Tse<sup>2</sup>, Qingbo Sun<sup>3</sup>, Yun Liu<sup>3</sup>, Jianhua Hao<sup>2\*</sup>

1, College of Physics, Optoelectronics and Energy, Collaborative Innovation Center of Suzhou Nano Science and

Technology, and Jiangsu Key Laboratory of Thin Films, Soochow University, Suzhou 215006, China

- 2, Department of Applied Physics, Hong Kong Polytechnic University, Kowloon, Hong Kong, China
- 3, Research School of Chemistry, Australian National University, Canberra, ACT 2601, Australia

# Abstract:

In the heavily reduced rutile TiO<sub>2</sub> ceramics annealed in Ar/H<sub>2</sub> hybrid atmosphere, the maximum dielectric permittivity (~3.0×10<sup>4</sup>) obtained is about 100 times higher than that (~300) of the unannealed TiO<sub>2</sub> ceramic. The measured dielectric losses of most samples are below 0.07 over most of the measured frequency range ( $10^2$ - $10^6$  Hz). The minimum dielectric loss is 0.03 (at  $10^4$ - $10^5$  Hz). Furthermore, such colossal permittivity (CP) is almost independent of the frequency (100- $10^6$  Hz) and the temperature (20K-350K). We suggest that the colossal permittivity is attributed to the large carrier (Oxygen vacancies and freedom electrons) concentration of the inner semiconductor and the low dielectric loss is due to the presentation of the insulator layer in the surface. A new mechanism of the insulator/semi-conductor/insulator (ISI) sandwich structure for the colossal permittivity is proposed, which is confirmed by the experiment using the typical silicon (Si) semi-conductor plate deposited with top and bottom insulator layer Ga<sub>2</sub>O<sub>3</sub>, successfully, both CP and low dielectric loss are also achieved at the same time in Ga<sub>2</sub>O<sub>3</sub>/Si/Ga<sub>2</sub>O<sub>3</sub> structure.

### Introduction

In recent years, intensive research is being conducted in the area of alternative dielectric materials with colossal permittivity (CP), low loss and relatively weak dependence of frequency- and temperature for potential applications in advanced microelectronics and high-energy-density storage applications. Nowadays, several mechanisms used to explain colossal permittivity (CP>10<sup>3</sup>) have been proposed, resulting in the discovery of new CP materials<sup>1-5</sup>, such as BaTiO<sub>3</sub>-doped perovskites<sup>1</sup>, CaCu<sub>3</sub>Ti<sub>4</sub>O<sub>12</sub> (CCTO<sup>2,6</sup>), NiO<sup>3</sup>, La<sub>2x</sub>Sr<sub>x</sub>NiO<sub>4</sub><sup>4</sup> (x=1/3 or 1/8) and co-doped TiO<sub>2</sub><sup>5</sup>. A high-performance dielectric material should exhibit temperature- and frequency-stable, high permittivity as well as low dielectric loss (<10<sup>-1</sup>). Nevertheless, achieving CP meanwhile getting low dielectric loss in a single material is still an extremely challenging task, comparatively, the latter is far harder than the former. According to the mechanisms of CP materials mentioned above, such as barrier layer capacitance (BLC<sup>1,6</sup>), nano-scale disorder<sup>7</sup>, Mott-variable-range-hopping (Mott-VRH<sup>8</sup>), electron-pinned, defect-dipole<sup>5</sup>, etc., a low dielectric loss may be obtained only if the charges polarized by an external electric field can be localized in a microcosmic range, for examples, the domains, the grain boundaries or the interfaces between the materials and the electrodes.

As we known, there is another mechanism relating to thermally activated carrier hopping associated with substitutional defect states could lead to CP, however, the dielectric loss must necessarily also be high due to the Kramers-Kronig relation<sup>8,9</sup>. If these carriers hopping can be replaced by localized lattice defect states<sup>10,11</sup>, a CP, an acceptable dielectric loss and a less frequency/temperature dependence can be obtained simultaneously. Furthermore, carrier hopping could be confined/localized by extrinsic defect states, leading to both CP and low dielectric loss<sup>5</sup>, although there have been some debatable issues about the electron-pinned, defect-dipole, till now. In principle, when these localized carriers (including positive charges and negative ones) are applied by an external electric field, the positive charges and the negative ones are separated, oriented and alternate. Therefore, there are no any net charges in the inner of CP materials, but only in the top and bottom surface. It is conceivable that both CP and low dielectric loss can also be achieved if the movable carriers can be confined in the top and bottom surface, which may be possible to be realized easily.

In this work, we present the experimental results and theory calculations to confirm the above hypothesis. In the heavily reduced TiO<sub>2</sub> ceramics, there is hugely difference in the carrier concentrations between in the surface and in the inner. In the inner of heavily reduced TiO<sub>2</sub> ceramics, there is a great deal of oxygen vacancies (one oxygen vacancy with one or two positive charges) and freedom electrons (negative charges), which is similar to an n-type doped semiconductor. However, in the top and bottom surface of heavily reduced TiO<sub>2</sub> ceramics, there is an almost absolute insulator thin layer, where no obvious carriers can be detected. Both CP and low dielectric loss are achieved at the same time in the heavily reduced TiO<sub>2</sub> ceramics. Similarly, in the typical silicon (Si) semi-conductor plate deposited with top and bottom insulator layer Ga<sub>2</sub>O<sub>3</sub>, CP with low dielectric loss is also observed. A new mechanism of CP is proposed to explain the CP in the insulator/semi-conductor/insulator (ISI) sandwich structure.

#### 1. Experiments

Raw materials used in this work are rutile  $TiO_2$  (99.99%, Aldrich). Pure rutile  $TiO_2$  ceramics were prepared by a conventional solid-state method and the optimized sintering condition is 1400 °C in air for 10h with a rising rate of 3 °C min<sup>-1</sup>. Then,  $TiO_2$  ceramics were annealed at 1150 °C in Ar (with 0.1% H<sub>2</sub>) for 1h, 2h, 5h, 10h and 20h, respectively.

The crystal structures of rutile  $TiO_2$  ceramics were evaluated by measuring x-ray diffraction (XRD) spectra with Ni filtered  $CuK_{\alpha}$  radiation. The surface morphologies of rutile  $TiO_2$  ceramics were investigated using a scanning electron microscope (SEM) image checked by Hitachi S-570. Frequency (or temperature) dependence of the dielectric properties and complex impedance were measured by HP4294. X-ray photoelectron spectroscopy (XPS, Escalab 250 XI) was also collected of rutile  $TiO_2$  ceramics for checking the valance states of Ti ions and evaluating roughly the content of O ions (or Oxygen vacancies).

## 2. Results and discussions

Both XRD patterns (Supplementary Fig. S1) and surface SEM pictures (Supplementary Fig. S2) of all pure rutile TiO<sub>2</sub> ceramics suggest that the reduced annealing process cannot change the microstructure of TiO<sub>2</sub> ceramic, compared with that of the unannealed TiO<sub>2</sub> ceramic. However, the colors of all annealed TiO<sub>2</sub> ceramics are blacker than that of unannealed TiO<sub>2</sub> ceramic (Supplementary Fig. S1), which indicates that oxygen vacancies are presented in TiO<sub>2</sub> ceramic annealed in reducing gas or inactive gas.





Figure 1 Frequency dependence of the dielectric properties at room temperature. Dielectric permittivity (a) and dielectric loss (b) of pure rutile TiO<sub>2</sub> ceramics annealed at 1150 °C in Ar (with 0.1% H<sub>2</sub>) for 1h, 2h, 5h, 10h and 20h, respectively. Before annealed, TiO<sub>2</sub> ceramics were sintered at 1400 °C in air for 10h. As compared, dielectric properties of the unannealed TiO<sub>2</sub> ceramic were also shown here, labeled as "0h".

Figure 1 shows dielectric permittivity and dielectric loss of pure rutile TiO<sub>2</sub> ceramics annealed for various times in Ar (with 0.1% H<sub>2</sub>) atmosphere. Compared with that of the unannealed TiO<sub>2</sub> ceramic, dielectric permittivity of all annealed TiO<sub>2</sub> ceramics are enhanced greatly at the expense of increasing dielectric loss slightly. The dielectric permittivity of TiO<sub>2</sub> ceramics increases with the increasing of annealing times (Supplementary Fig. S3). The maximum dielectric permittivity (~3.0×10<sup>4</sup>) obtained in TiO<sub>2</sub> ceramic annealed for 20h is about 100 times higher than that (~300) of the unannealed TiO<sub>2</sub> ceramic. Furthermore, such colossal permittivity (CP) is almost independent of the frequency (100-10<sup>6</sup> Hz). The measured dielectric losses of all samples (except

the sample annealed for 1h) are below 0.07 over most of the measured frequency range. The minimum dielectric loss is 0.03 (at  $10^4$ - $10^5$  Hz) in TiO<sub>2</sub> ceramic annealed for 5 h, meanwhile, dielectric permittivity of this sample is up to ~ $2.7 \times 10^4$ .

Figure 2:



Figure 2 Temperature dependence of the dielectric properties of  $TiO_2$  ceramic annealed for 5 h were measured from 5K to 520K. (a) Dielectric permittivity. (b) Dielectric loss. (c) Complex impedance plots  $[Z'(\omega)-Z''(\omega)]$  (open dots) of  $TiO_2$  ceramic annealed for 5h measured from 420 to 520 K, and corresponding fitting results (solid lines) using a Cole–Cole model. The inset in Fig. 2 (a) is the enlargement of temperature dependence of CP from 300 to 520 K, which data were extracted from the correspondence of Fig. 2(a).

It is signification that both CP and low dielectric loss of the annealed TiO<sub>2</sub> ceramics are almost independent of temperature over a wide temperature range, from 20 K up to 350 K, as shown in Figure 2 (a) and (b). Within the whole measured temperature range, from 5 K up to 520 K, there are three dielectric relaxations, which occur at about 20, 350, and 450 K, respectively. At even lower temperature (5 K), the dielectric permittivity decreases quickly from 2.5×10<sup>4</sup> to 1.5×10<sup>4</sup>, which is still much higher than that (~100) of pure rutile TiO<sub>2</sub> single crystal.<sup>12</sup> Li<sup>13</sup>reported that the hydrogen-reduced rutile TiO<sub>2</sub> crystal with oxygen vacancies and Ti<sup>3+</sup> ions exhibited CP (~10<sup>4</sup>) at room temperature, which was thought to be associated with the weak-binding electrons generated from the oxygen vacancies. In the hydrogen-reduced rutile TiO<sub>2</sub> crystal, a dielectric relaxation occurred at about 30 K, and the dielectric permittivity from ~10<sup>4</sup> down to ~10<sup>3</sup> (at 10 K). Meanwhile, in hydrogen-reduced rutile TiO<sub>2</sub> crystal, CP due to the weak-binding electrons was not independent of the frequency, where CP significantly dropped to  $\sim 100$  at  $10^6$  Hz accompanied by the increasing of dielectric loss (over 100%).<sup>13</sup> Obviously, CP associated with the weak-binding electrons is not suitable for the mechanism of CP in our annealed TiO<sub>2</sub> ceramics. The dielectric relaxations observed in the cases of  $CCTO^{14}$  and doped NiO<sup>3</sup> lead to the permittivity rapidly falling from the CP level down to the level of one hundred at temperatures below 200 K and large frequency/temperature dispersion over a broad temperature range, which are usually attributed to BLC effect, including both IBLC (internal barrier layer capacitance) and SBLC (surface barrier layer capacitance). IBLC exists at the grain boundaries and SBLC is in the interface between the materials and the electrodes. Either IBLC or SBLC is attributed solely to Maxwell-Wagner interfacial polarization, where the complex impedance is suitable for using a Cole-Cole model. In our annealed TiO<sub>2</sub> ceramic, however, the fitting results of the complex impedance at both 5 K and 350 K are not accordant with a Cole-Cole model at all, where all fitting results can be drew as the straight lines (Supplementary Fig. S4). Actually, only the higher-temperature dielectric relaxation observed above 450 K, shown in Figure

2(c), can be attributed to Maxwell-Wagner interfacial polarization. It is due to grain boundary polarization mechanism, and an activation energy ( $E_a$ ) deviated from the Arrhenius form was 0.88 eV (Supplementary Fig. S5) for the  $TiO_2$  ceramic annealed for 5 h, which is close to that in (In,Nb) co-doped TiO<sub>2</sub> ceramics.<sup>5</sup>Obviously, within the temperature range from 5 to 450 K, a new mechanism behind the CP of our annealed TiO<sub>2</sub> ceramics should be brought to light. Although there is a great deal of oxygen vacancies in the annealed TiO<sub>2</sub> ceramics, which is similar to the co-doped  $TiO_2$  ceramics<sup>5,15-17</sup>, the electron-pinned defect-dipoles theory cannot be used to explain the CP of our annealed TiO<sub>2</sub> ceramics because no any foreign ion was doped designedly into TiO<sub>2</sub> ceramics. With increasing temperature above 20 K, the permittivity slightly increases, at which state positive temperature coefficient of permittivity implies thermally activated processes dominate, accompanied with a slightly increasing dielectric loss (Fig. 2 (b)). Note that the annealed  $TiO_2$ samples exhibit a relatively small negative temperature coefficient of permittivity, between the second dielectric relaxation and the third one, as shown in the inset of Fig. 2 (a), which is contrary to that of permittivity below 350 K. Negative temperature coefficient of permittivity can be explained as a result of the dominant ionic polarization mechanism similar to that impure rutile TiO<sub>2</sub> crystal.<sup>18</sup>





Figure 3 Temperature dependence of the resistivity of  $TiO_2$  ceramic annealed for 5 h measured from 300 to 580K. (a) Surface resistivity. (b) Internal resistivity. Resistivity measurements were carried out two times. One is recorded with the temperature increasing (black line), and the other is recorded with the temperature decreasing (red line).

When we tried to measure the carrier concentrations of the annealed TiO<sub>2</sub> ceramics by Hall Effect, we found that, at room temperature, the surface resistivity of all TiO<sub>2</sub> ceramics, including the unannealed one, were far above  $10^9 \Omega \cdot \text{cm}$  (upper limit of our instrument). It implies that there is an insulator layer on the surface of the annealed TiO<sub>2</sub> ceramics, which is conflicting with the universal acknowledge reported in many documents<sup>13,19-21</sup>, i.e. oxygen vacancies are certainly presented in TiO<sub>2</sub> materials when exposed in inactive or reduced gas at high temperature. Temperature dependence of the resistivity of TiO<sub>2</sub> ceramic annealed for 5 h was measured from 300 to 580 K, as shown in Fig. 3 (a). It suggests that the high resistivity state of the surface is not destroyed until the temperature increases above 460 K. At 580 K, the surface resistivity of TiO<sub>2</sub> ceramic annealed for 5 h drops ~ $10^4\Omega \cdot \text{cm}$ . When the temperature decreases from the measured maximum temperature (580 K), the surface resistivity can recovery completely, which means breakdown does not occur in the annealed TiO<sub>2</sub> ceramic. Surprisingly, the internal resistivity of the

annealed TiO<sub>2</sub> ceramics is as low as the level ~10<sup>2</sup>  $\Omega$ ·cm at room temperature, for example, that of TiO<sub>2</sub> ceramic annealed for 5 h is 91 $\Omega$ ·cm, as shown in Fig. 3 (b), which suggests a great number of carrier concentrations due to oxygen vacancies. When the temperature increases, the internal resistivity of the annealed TiO<sub>2</sub> ceramic only decreases a little. During the temperature decreasing process, the internal resistivity at every measured temperature point is higher a little than that of the corresponding one during the temperature increasing process. It maybe some oxygen vacancies were replaced by the extra oxygen absorbed from the air during the high temperature. The Hall Effect measurement results at room temperature show that, in the inner of TiO<sub>2</sub> ceramic annealed for 5 h, the carrier concentration is about 8.6x10<sup>18</sup> cm<sup>-3</sup>, which is higher an order than that (4.8x10<sup>17</sup> cm<sup>-3</sup>) of TiO<sub>2</sub> ceramic annealed for 1 h. Compared with the unannealed TiO<sub>2</sub> ceramic, each annealed TiO<sub>2</sub> ceramic appears a poor inner resistivity.

Here, we can conclude that, below 350 K, the CP accompanied by a low dielectric loss of the annealed  $TiO_2$  ceramic is attributed to the very insulating surface layer and the much conductive inner part due to the heavily oxygen-deficiency. It should be questioned why the surface oxygen vacancies in annealed  $TiO_2$  ceramics do disappear, after all, the extra oxygen cannot be supplied at all in an inactive or reduced gas during the annealing process. A vital detail is worthwhile to ponder, that the color of the TiO<sub>2</sub> ceramic sintered at 1400 °C in air became darken while it was just moved from the furnace (Supplementary Mov. S1). When the TiO<sub>2</sub> ceramic with dark color was heated again above 170 °C (440 K), the surface color can be recovered as a light yellow, which is the same as that of the TiO<sub>2</sub> ceramic just moved from the furnace. This surface color did change whether the  $TiO_2$  ceramic is exposed to pure  $O_2$  or  $N_2$ (Supplementary Mov. S2). After the temperature decreased to room temperature, deep brown color of the surface was present again (Supplementary Fig. S6 and Supplementary Mov. S3). Note that this surface color change does not occur when the sintering temperature of TiO<sub>2</sub> ceramic is below 1100 °C, which surface color keeps white (Supplementary Fig. S6). XPS analysis shows that there is a great amount of water in the surface of the TiO<sub>2</sub> ceramic sintered at 1400 °C (Supplementary Fig. S7). Comparatively, there is less water in the surface of the TiO<sub>2</sub> ceramic sintered below 1100 °C. The surface XPS data of Ti 2p for TiO<sub>2</sub> ceramics shows that almost all Ti ions in the surface of TiO<sub>2</sub> ceramics have +4 valance, and  $Ti^{3+}$  (or  $Ti^{2+}$ ) ions are not obviously detected (Supplementary Fig. S8). It implies that the vast majority of surface oxygen vacancies ( $V_0^{\bullet\bullet}$ ) in TiO<sub>2</sub> ceramics cannot lost one or two electrons, therefore, the surface resistivity is very high. Therefore, we suggest that the very insulating surface layer of the annealed  $TiO_2$  ceramic could be related to the water in the surface of  $TiO_2$  ceramic. This surface water may be the absorption water from the air, which occurs in the unannealed  $TiO_2$ ceramics. In the annealed  $TiO_2$  ceramics, the surface water could be major attributed to the chemical reaction between the oxygen from the  $TiO_2$  ceramic and the hydrogen from the H<sub>2</sub>/Ar atmosphere. This judgment is major due to the experiment phenomena that the color of annealed TiO<sub>2</sub> ceramic is already dark before it is moved from the annealed furnace.

Figure 4:



Figure 4 XPS data (open circles) and corresponding fitting results (solid lines) of Ti 2p and O 1s electrons for  $TiO_2$  ceramic annealed at 1150 °C in Ar (with 0.1% H<sub>2</sub>) for 5 h. Before annealed,  $TiO_2$  ceramics were sintered at 1400 °C in air for 5 h. (a) and (b) are the surface XPS data of Ti 2p and O 1s , respectively. (c) and (d) are XPS data below the surface of Ti 2p and O 1s , respectively, which were measured after the Ar ion etching process was executed for 2 min by the power of 1kW (Etching rate was about 15 nm/min).

In order to check the valance state of Ti and O elements in the annealed TiO<sub>2</sub> ceramic, we measured the XPS data of both the surface and the inner by the Ar ion etching process. Figure 4 shows XPS data (open circles) and corresponding fitting results (solid lines) of Ti 2p and O 1s electrons for TiO<sub>2</sub> ceramic annealed at 1150 °C in Ar (with 0.1% H<sub>2</sub>) for 5 h. As shown in Fig. 4 (a), the position of the Ti 2p doublet with  $2p_{3/2}$  and  $2p_{1/2}$  binding energies of 458.5 eV and 464.2 eV, respectively, is clearly present, corresponding to that of pure rutile  $TiO_2^{22}$ , in addition, noticeable  $Ti^{3+}$  (or  $Ti^{2+}$ ) signals are not obviously detected. It is similar to that in unannealed TiO<sub>2</sub> ceramic sintered at 1400 °C, that almost all Ti ions are +4 valances in the surface and no obvious Ti<sup>3+</sup> or Ti<sup>2+</sup> can be detected (Supplementary Fig. S9). However, in the inner away from the surface about 30 nm, there is obviously Ti<sup>3+</sup> and Ti<sup>2+</sup> ions, which were verified by the presentation of Ti<sup>3+</sup> (Peaks 460.2 and 456.9 eV) ions and Ti<sup>2+</sup> (Peaks 459.2 and 455.0 eV) ions, an shown in Fig. 4 (c). It is well known that Ti<sup>3+</sup> (or Ti<sup>2+</sup>) ions comes from Ti<sup>4+</sup> ions, which is reduced by getting one electron (two electrons for Ti<sup>2+</sup> ions) while one oxygen vacancy may release one or two freedom electrons. However, both in the surface and in the inner, the strong peak of V<sub>0</sub><sup>••</sup>/OH (Peaks 531.0 eV) was detected as shown in Fig. 4 (b) and (d), respectively. The peak of  $V_0^{\bullet\bullet}$ /OH is even stronger than that of Ti-O (Peaks 529.9 eV), which indicates a great deal of oxygen vacancies are produced in both the surface and the inner of  $TiO_2$  ceramic annealed in Ar/H<sub>2</sub> atmosphere. In the inner of  $TiO_2$  ceramic, one oxygen vacancy can releases one (or two) electron, which may be captured by  $Ti^{4+}$  ion, as a result,  $Ti^{3+}$  (even  $Ti^{2+}$ ) ion is presented. However, in the surface of  $TiO_2$  ceramic, there are a great amount of  $H_2O$  molecules, which can be decomposed into H and OH group by catalysis of TiO<sub>2</sub> materials<sup>23</sup>. As we known, OH group have great oxidizability due to the unstable electron structure with seven electrons, which is usually prior to form the steady electron structure with eight electrons by the covalent bond. The author<sup>24,25</sup> reported that, in the surface of TiO<sub>2</sub>, one oxygen vacancy can be filled two OH groups by the covalent bond to form TiO-(OH)<sub>2</sub> dimerics. When all of freedom electrons from the oxygen vacancies are restrained by OH groups by the covalent bond, an insulting layer is presented in the surface of annealed TiO<sub>2</sub> ceramic. Note that, the thickness of the absolute insulting layer is thinner than 30 nm, which is verified by the XPS analysis after Ar ion etching process is executed for 40 s and 80 s (Supplementary Fig. S10), respectively, by the same power of 1kW.By the way, there is a little freedom electrons in the surface of annealed TiO<sub>2</sub> ceramic annealed TiO<sub>2</sub> ceramic for 1h (Supplementary Fig. S11), which leads to a large dielectric loss as shown in Fig.1b (red line).

Figure 5



Figure 5 Sketch map of colossal permittivity based on the  $TiO_2$  ceramic annealed in  $Ar/H_2$  atmosphere. (a) Insulator/semi-conductor/insulator sandwich structure. (b) Sandwich structure applied by an external electrical field. (c) Dielectric constant and thickness of each part in the sandwich structure.  $\varepsilon_{r1}$  ( $\varepsilon_{r2}$ ) and  $d_1$  ( $d_2$ ) are dielectric constant and thickness of the insulator (semi-conductor), respectively. The total thickness of the sandwich structure is labeled as d, which is the sum of  $d_1$  and  $d_2$  ( $d_2$ >> $d_1$ ).

Figure 5 shows the sketch map of colossal permittivity based on the  $TiO_2$  ceramic annealed in Ar/H<sub>2</sub> atmosphere. This is a simplified Insulator/semi-conductor/insulator sandwich (ISI) model because three points are idealized. The first, in the actual  $TiO_2$  ceramic, the so-called 'insulator' layer is not absolutely insulating; the second, the thickness of top insulator is reckoned as that of bottom insulator; the third, the interface between the insulator and the semi-conductor is not clear, where the component should be gradual.<sup>15</sup>When an external electric field was applied on the heavily reduced  $TiO_2$  ceramics, oxygen vacancies and freedom electrons were transported to top or bottom surface, respectively, which cannot arrive at the external circuit to form current (resulting in a large dielectric loss) and can be confined beneath the top or bottom surface due to the top or bottom absolute insulator layer. According to the theory of series capacitor, the total capacitor 'C' of the sandwich structure is expressed as:

$$\frac{1}{C} = \frac{1}{C_1} + \frac{1}{C_2} + \frac{1}{C_1} = \frac{2}{C_1} + \frac{1}{C_2}$$

Here,  $C_1$  and  $C_2$  are the capacitor of the insulator and the semi-conductor layer, respectively. Both the insulator and the semi-conductor layer are reckoned as a plate capacitor, and the total

capacitor 'C' of the sandwich structure, the capacitor ' $C_1$ ' of the insulator layer, and the capacitor ' $C_2$ ' of the semi-conductor are:

$$C = \varepsilon_0 \varepsilon_r s/d; \ C_1 = 2\varepsilon_0 \varepsilon_{r1} s/d_1; \ C_2 = \varepsilon_0 \varepsilon_{r2} s/d_2$$

respectively. Here,  $\varepsilon_0$  is the absolute dielectric constant and s is the surface area of the sandwich structure;  $\varepsilon_{r1}$  ( $\varepsilon_{r2}$ ) and  $d_1$  ( $d_2$ ) are dielectric constant and thickness of the insulator (semi-conductor), respectively. The total thickness of the sandwich structure is labeled as d, which is the sum of  $d_1$  and  $d_2$  ( $d_2 >> d_1$ ,  $d \approx d_2$ ). The dielectric constant  $\varepsilon_r$  of the sandwich structure is derived as (Supplementary Formula. S1):

$$\varepsilon_r = \frac{d_2 \varepsilon_{r1} \varepsilon_{r2}}{d_1 \varepsilon_{r2} + d_2 \varepsilon_{r1}} = \frac{\varepsilon_{r2}}{\frac{d_1 \varepsilon_{r2}}{d_2 \varepsilon_{r1}} + 1}$$

Here, this formula can be expressed as three sub-formulas:

$$\varepsilon_r = \begin{cases} \frac{\varepsilon_{r2}}{2}; & \frac{d_1\varepsilon_{r2}}{d_2\varepsilon_{r1}} = 1\\ \varepsilon_{r2}; & \frac{d_1\varepsilon_{r2}}{d_2\varepsilon_{r1}} \ll 1\\ \frac{d_2}{d_1}\varepsilon_{r1}; & \frac{d_1\varepsilon_{r2}}{d_2\varepsilon_{r1}} \gg 1 \end{cases}$$

The above three sub-formulas show that  $\varepsilon_r$  of the sandwich structure is dependent of  $\varepsilon_{r2}$  (dielectric constant of the semi-conductor) and  $d_2/d_1$  (the ratio of the thickness between the semi-conductor and the insulator). Only if both  $\varepsilon_{r2}$  and  $d_2/d_1$  are large enough, a relative great value of  $\varepsilon_r$  can be obtained.

In this ISI sandwich structure, a large ratio of  $d_2/d_1$  is easy to be achieved. A large  $\varepsilon_{r2}$ , i.e. dielectric constant of the semi-conductor layer, seems to be beyond comprehension, after all, the intrinsic dielectric constant of  $TiO_2$  materials is about 100. In typical polarization theory, there are three major polarizing mechanisms, including electron polarization, ion polarization, and electric dipole orientation polarization<sup>26-28</sup>. Electron polarization is due to the distortion of the electron cloud around the atomic nucleus. Ion polarization is attributed to the separation between the positive charge center and the negative charge one in a crystal cell. Electric dipole orientation polarization is reckoned as that the random and disorganized electric dipoles are arrayed regularly. These three polarizations have the same characteristic as that the charges of polarization due to the applied external electric field are local, which are restricted within an atom or a crystal cell, and cannot produce a macroscopic current in the external circuit. In a real material, actually, there are some space charges that can be also re-arrayed applied an external field. However, these space charges usually cannot be restrained within the material but participate in the current of the external circuit. In a dielectric material, therefore, space charges are usually diminished as far as possible because they result in a great dielectric loss due to leakage current. However, in a poly-crystalline material, such as CCTO<sup>29,30</sup>, space charges can be restricted in the grain boundary or the interface between the CCTO and the electrode, which can lead to a colossal permittivity due to the IBLC <sup>29</sup>(the former) or SBLC<sup>30</sup> (the later) mechanism. In our ISI sandwich structure, such as TiO<sub>2</sub> ceramic annealed in Ar/H<sub>2</sub> atmosphere, there are a great amount of oxygen vacancies with positive charges and freedom electrons with negative charges, which can be separated by the applied external electric field and restricted beneath the surface insulator layers. Therefore, a great deal of space charges can lead to a great polarization ( $\varepsilon_{r2}$ ) without a large dielectric loss.

According to the mechanism of the colossal permittivity In the ISI sandwich structure, TiO<sub>2</sub> ceramic is not a unique candidate for colossal permittivity. Only if a semiconductor have both top and bottom insulator layers, it can certainly have a colossal permittivity accompany with a low dielectric loss. In order to verify this assumption, two single-crystalline silicon plates (n type, thickness 0.7 mm) were selected as the semi-conductor layer (Supplementary Fig. S12). The resistivity of one plate is 0.001  $\Omega$ ·cm, and that of the other is 1  $\Omega$ ·cm for a comparing object with a relative low carrier concentration. The same  $Ga_2O_3$  layers with about 300 nm thickness deposited on the top and bottom surface of silicon plate, respectively, were used as the insulator layers. Note that, here,  $Ga_2O_3$  layer is selected because it has a large band gap (4.8eV<sup>31</sup>) and much low carrier concentration due to the intrinsic excitation. It is exciting that a colossal permittivity ( $^{5}\times10^{4}$ ) is achieved and the minimum dielectric loss is about 3.4% in silicon plate with a resistivity 0.001  $\Omega$ ·cm. In another silicon plate with a resistivity 1  $\Omega$ -cm, the dielectric constant is about 4×10<sup>4</sup>, and the minimum dielectric is almost same as that of the silicon plate with a resistivity 0.001  $\Omega$ ·cm. This experiment data suggest, again, that the colossal permittivity is attributed to the large carrier concentration in the semi-conductor layer, and the low dielectric loss is due to the insulator layer in the ISI sandwich structure. Interestingly, when the silicon plate was replaced by other semiconductor materials, such as ZnO, ITO etc., the same order of CP with a low dielectric loss can be obtained.

### 3. Conclusions

In conclusion, in this paper, a new model of the ISI sandwich structure for the colossal permittivity based on the TiO<sub>2</sub> ceramics annealed in Ar/H<sub>2</sub> hybrid atmosphere. There is a great amount of oxygen vacancies in the inner of the annealed TiO<sub>2</sub> ceramic; fortunately, there is also an insulator layer due to OH groups in the surface of the annealed TiO<sub>2</sub> ceramic. We suggest that the colossal permittivity is attributed to the large carrier concentration of the semi-conductor, and the low dielectric loss is due to the presentation of the insulator layer in the surface. Note that this CP model of the ISI sandwich structure is not limited in annealed TiO<sub>2</sub> ceramics. In the typical silicon semi-conductor plate with top and bottom insulator layer Ga<sub>2</sub>O<sub>3</sub>, successfully, both CP and low dielectric loss are achieved at the same time. By the way, if the thickness of semi-conductor layer is as thin as the level of several micron or even thinner, it is much vital for CP with a low dielectric loss that a very thin insulator layer (several or dozens nanometers) must be prepared successfully. It is worthwhile that enormous efforts will be spent in the following works on the new CP systems based on the ISI sandwich structure.

## Acknowledgements

This work was supported by the National Natural Science Foundation of China (Grant No. 51272166), a Project Funded by the Priority Academic Program Development of Jiangsu Higher Education Institutions (PAPD), and J. Hao acknowledges financial support from the grant Research Grants Council of Hong Kong (GRF No. PolyU 153004/14P).

#### References

<sup>1.</sup> Buscaglia M T, Viviani M, Buscaglia V, et al. High dielectric constant and frozen macroscopic polarization in dense nanocrystalline Ba-TiO<sub>3</sub> ceramics[J]. Physical Review B, 2006, 73(6): 064114.

2. Subramanian M A, Li D, Duan N, et al. High dielectric constant in ACu<sub>3</sub>Ti<sub>4</sub>O<sub>12</sub> and ACu<sub>3</sub>Ti<sub>3</sub>FeO<sub>12</sub> phases[J]. Journal of Solid State Chemistry, 2000, 151(2): 323-325.

3. Wu J, Nan C W, Lin Y, et al. Giant dielectric permittivity observed in Li and Ti doped NiO[J]. Physical review letters, 2002, 89(21): 217601.

4. Krohns S, Lunkenheimer P, Kant C, et al. Colossal dielectric constant up to gigahertz at room temperature[J]. Applied Physics Letters, 2009, 94(12): 122903.

5. Hu W, Liu Y, Withers R L, et al. Electron-pinned defect-dipoles for high-performance colossal permittivity materials[J]. Nature materials, 2013, 12(9): 821.

6.Li M, Feteira A, Sinclair D C, et al. Influence of Mn doping on the semiconducting properties of CaCuTiO<sub>12</sub> ceramics[J]. Applied physics letters, 2006, 88(23): 232903.

7. Zhu Y, Zheng J C, Wu L, et al. Nanoscale disorder in CaCu<sub>3</sub>Ti<sub>4</sub>O<sub>12</sub>: a new route to the enhanced dielectric response[J]. Physical review letters, 2007, 99(3): 037602.

Zhang L, Tang Z J. Polaron relaxation and variable-range-hopping conductivity in the giant-dielectric-constant material CaCu<sub>3</sub>Ti<sub>4</sub>O<sub>12</sub>[J].
Physical Review B, 2004, 70(17): 174306.

9. Jonscher, A. K. The universal dielectric response. Nature 267, 673\_679 (1977).

10. Wuttig M, Lüsebrink D, Wamwangi D, et al. The role of vacancies and local distortions in the design of new phase-change materials[J]. Nature materials, 2007, 6(2): 122.

Balke N, Winchester B, Ren W, et al. Enhanced electric conductivity at ferroelectric vortex cores in BiFeO<sub>3</sub>[J]. Nature Physics, 2012, 8(1):
81.

12. Song Y, Wang X, Sui Y, et al. Origin of colossal dielectric permittivity of rutile Ti<sub>0.9</sub>In<sub>0.05</sub>Nb<sub>0.05</sub>O<sub>2</sub>: single crystal and polycrystalline[J]. Scientific reports, 2016, 6: 21478.

13. Li J, Li F, Zhu X, et al. Colossal dielectric permittivity in hydrogen-reduced rutile TiO<sub>2</sub> crystals[J]. Journal of Alloys and Compounds, 2017, 692: 375-380.

14. Homes C C, Vogt T, Shapiro S M, et al. Optical response of high-dielectric-constant perovskite-related oxide[J]. Science, 2001, 293(5530): 673-676.

15. Hu W, Lau K, Liu Y, et al. Colossal dielectric permittivity in (Nb+ Al) codoped rutile TiO<sub>2</sub> ceramics: compositional gradient and local structure[J]. Chemistry of Materials, 2015, 27(14): 4934-4942.

16. Dong W, Hu W, Berlie A, et al. Colossal dielectric behavior of Ga+ Nb co-doped rutile TiO<sub>2</sub>[J]. ACS applied materials & interfaces, 2015, 7(45): 25321-25325.

17. Wei X, Jie W, Yang Z, et al. Colossal permittivity properties of Zn, Nb co-doped TiO<sub>2</sub> with different phase structures[J]. Journal of Materials Chemistry C, 2015, 3(42): 11005-11010.

18. Parker R A. Static Dielectric Constant of Rutile (TiO<sub>2</sub>), 1.6-1060° K[J]. Physical Review, 1961, 124(6): 1719.

19. Cronemeyer D C. Infrared Absorption of Reduced Rutile TiO<sub>2</sub> Single Crystals[J]. Physical Review, 1959, 113(5): 1222.

20. Li M, Hebenstreit W, Diebold U, et al. The influence of the bulk reduction state on the surface structure and morphology of rutile TiO<sub>2</sub> (110) single crystals[J]. The Journal of Physical Chemistry B, 2000, 104(20): 4944-4950.

21. Naldoni A, Allieta M, Santangelo S, et al. Effect of nature and location of defects on bandgap narrowing in black TiO<sub>2</sub> nanoparticles[J]. Journal of the American Chemical Society, 2012, 134(18): 7600-7603.

22. Li G, Boerio-Goates J, Woodfield B F, et al. Evidence of linear lattice expansion and covalency enhancement in rutile TiO<sub>2</sub> nanocrystals[J]. Applied physics letters, 2004, 85(11): 2059-2061.

23. Takeuchi M, Martra G, Coluccia S, et al. Verification of the photoadsorption of H<sub>2</sub>O molecules on TiO<sub>2</sub> semiconductor surfaces by vibrational absorption spectroscopy[J]. The Journal of Physical Chemistry C, 2007, 111(27): 9811-9817.

24. Schaub R, Thostrup P, Lopez N, et al. Oxygen vacancies as active sites for water dissociation on rutile TiO<sub>2</sub> (110)[J]. Physical Review Letters, 2001, 87(26): 266104.

25. Bikondoa O, Pang C L, Ithnin R, et al. Direct visualization of defect-mediated dissociation of water on TiO<sub>2</sub> (110)[J]. Nature materials, 2006, 5(3): 189.

26. Maex K, Baklanov M R, Shamiryan D, et al. Low dielectric constant materials for microelectronics[J]. Journal of Applied Physics, 2003, 93(11): 8793-8841.

27. later J C. The Lorentz correction in barium titanate[J]. Physical Review, 1950, 78(6): 748.

Robels U, Arlt G. Domain wall clamping in ferroelectrics by orientation of defects[J]. Journal of Applied Physics, 1993, 73(7): 3454-3460.
Schmidt R, Stennett M C, Hyatt N C, et al. Effects of sintering temperature on the internal barrier layer capacitor (IBLC) structure in CaCu<sub>3</sub>Ti<sub>4</sub>O<sub>12</sub> (CCTO) ceramics[J]. Journal of the European Ceramic Society, 2012, 32(12): 3313-3323.

30. Nachaithong T, Kidkhunthod P, Thongbai P, et al. Surface barrier layer effect in (In+ Nb) co-doped TiO<sub>2</sub> ceramics: An alternative route to design low dielectric loss[J]. Journal of the American Ceramic Society, 2017, 100(4): 1452-1459.

**31**. Tippins H H. Optical absorption and photoconductivity in the band edge of  $\beta -Ga_2O_3[J]$ . Physical Review, 1965, 140(1A): A316.