

Improved interfacial and electrical properties of Ge MOS capacitor with ZrON/TaON multilayer composite gate dielectric by using fluorinated Si passivation layer

Cite as: Appl. Phys. Lett. **111**, 053501 (2017); <https://doi.org/10.1063/1.4996722>

Submitted: 23 March 2017 . Accepted: 18 July 2017 . Published Online: 31 July 2017

Yong Huang, Jing-Ping Xu, Lu Liu, Zhi-Xiang Cheng , Pui-To Lai, and Wing-Man Tang



View Online



Export Citation



CrossMark

ARTICLES YOU MAY BE INTERESTED IN

[Thermal oxidation kinetics of germanium](#)

Applied Physics Letters **111**, 052101 (2017); <https://doi.org/10.1063/1.4997298>

[Periodic arrays of flux-closure domains in ferroelectric thin films with oxide electrodes](#)

Applied Physics Letters **111**, 052901 (2017); <https://doi.org/10.1063/1.4996232>

[Electroformed silicon nitride based light emitting memory device](#)

Applied Physics Letters **111**, 053502 (2017); <https://doi.org/10.1063/1.4997029>

Lock-in Amplifiers
Find out more today



 Zurich
Instruments



Improved interfacial and electrical properties of Ge MOS capacitor with ZrON/TaON multilayer composite gate dielectric by using fluorinated Si passivation layer

Yong Huang,^{1,2} Jing-Ping Xu,^{1,a)} Lu Liu,¹ Zhi-Xiang Cheng,¹ Pui-To Lai,^{3,a)} and Wing-Man Tang⁴

¹*School of Optical and Electronic Information, Huazhong University of Science and Technology, Wuhan 430074, China*

²*School of Information and Engineering, Hubei University for Nationalities, Enshi, Hubei 445000, China*

³*Department of Electrical and Electronic Engineering, The University of Hong Kong, Pokfulam Road, Pokfulam, Hong Kong*

⁴*Department of Applied Physics, The Hong Kong Polytechnic University, Hung Hom, Kowloon, Hong Kong*

(Received 23 March 2017; accepted 18 July 2017; published online 31 July 2017)

A Ge metal-oxide-semiconductor capacitor with a composite gate dielectric composed of a ZrON/TaON multilayer and a Si passivation layer treated with fluorine plasma is fabricated. Its interfacial and electrical properties are compared with those of its counterparts without the Si passivation layer or the fluorine-plasma treatment. Experimental results show that the device with the fluorinated Si passivation layer exhibits excellent interfacial and electrical performances: low interface-state density ($2.0 \times 10^{11} \text{ cm}^{-2} \text{ eV}^{-1}$ at midgap), small flatband voltage (0.17 V), low gate leakage current ($2.04 \times 10^{-6} \text{ A/cm}^2$ at $V_g = V_{fb} + 1 \text{ V}$), and high equivalent dielectric constant (22.6). The involved mechanism lies in the fact that the TaSiON interlayer formed by mixing of TaON and Si passivation layers can effectively suppress the growth of unstable Ge oxides to reduce the defective states at/near the TaSiON/Ge interface. Moreover, the fluorine-plasma treatment can passivate the oxygen vacancies and conduce to the blocking of elemental inter-diffusions, thus largely improving the interfacial quality to achieve excellent electrical properties for the device. *Published by AIP Publishing.* [<http://dx.doi.org/10.1063/1.4996722>]

Ge-based MOSFETs with a high- k (dielectric constant) gate dielectric have become one attractive approach that has been widely studied due to their higher electron and hole mobilities than their Si counterparts.¹ However, many issues still need to be addressed before Ge can be implemented in high-performance MOSFET devices. One of the key issues is to achieve a high-quality interfacial layer, which would not lead to substantial drive-current degradation in both low equivalent oxide thickness and short channel regimes.² So, different surface passivation layers such as GeON,³ Al₂O₃,⁴ and AlON⁵ have been investigated, and the interfacial properties between the high- k dielectric and the Ge substrate were improved to different extents. However, unstable GeO_x could grow at the Ge surface during the high- k deposition and so has to be suppressed. Several monolayers of Si were deposited on a cleaned Ge substrate using remote plasma chemical vapor deposition,⁶ resulting in an improved gate stack quality with an interface-state density (D_{it}) of $\sim 5 \times 10^{11} \text{ cm}^{-2} \text{ eV}^{-1}$. Moreover, a RF-sputtered Si passivating layer has been demonstrated to provide excellent interface quality with GaAs⁷ because it could prevent the oxygen in the high- k dielectric from diffusing into the GaAs substrate by consuming the oxygen. Based on the same mechanism, it is expected to obtain good high- k /Ge interface quality by depositing a Si passivation layer on the Ge substrate. However, depositing the Si layer on Ge should meet two strict criteria:⁸ (1) the Si passivation layer must

completely cover the Ge surface free of GeO_x; and (2) the Si passivation layer should be thin enough and consumed during the subsequent processing. To readily satisfy these requirements, a good way is to deposit another interlayer on the Si passivation layer to consume Si through chemical reaction. TaON can be considered as a good candidate because it easily forms TaSi with Si and also has been used as an interfacial passivation interlayer (IPL) in Ge MOSFETs with excellent electrical and reliability properties.^{9,10} On the other hand, it was reported that the TaO-TiO multilayer as a gate dielectric on a Si substrate had excellent electrical properties,¹¹ and zirconium dioxide (ZrO₂) with a high k value (~ 20) and a large bandgap (5.8 eV) has been used as a high- k gate dielectric for Si,¹² SiGe,¹³ and GaAs.¹⁴ MOS devices with good interfacial and electrical properties. Therefore, in this work, by alternate sputtering of Zr and Ta targets, a Ge MOS device with the ZrON/TaON multilayer composite gate dielectric and Si passivation interlayer is proposed and fabricated. Moreover, a fluorine-plasma treatment is used to further improve the interface and bulk properties of the device because fluorine incorporation was reported to be capable of passivating the oxygen vacancies in high- k materials.^{15,16}

Ge MOS capacitors were fabricated on n-type (100) Ge wafers with a resistivity of 0.02–0.10 $\Omega \text{ cm}$. The wafers were cleaned using ethanol, acetone, and trichloroethylene, followed by dipping in diluted HF (1:50) for 30 s, and then rinsed with deionized water several times to remove the native oxide. After N₂ drying, the wafers were immediately transferred to the vacuum chamber of a Denton Vacuum

^{a)}Authors to whom correspondence should be addressed: jpxu@hust.edu.cn and laip@eee.hku.hk




FIG. 1. Cross-sectional TEM image: (a) ZrON/TaON/Si + F sample, (b) ZrON/TaON/Si sample, and (c) ZrON/TaON sample.

Discovery Deposition System. A thin Si film (~ 1 nm) was deposited by sputtering a Si target at room temperature in an Ar ambient, and then, a high- k composite gate dielectric (~ 6 nm) composed of alternate ZrN/TaN (12 layers, ~ 0.5 nm per layer) was deposited by alternate sputtering of Zr and Ta targets in an Ar/N₂ (24 sccm/12 sccm) ambient at room temperature. Next, a sample received a fluorine-plasma treatment in an ambient of CHF₃/O₂ = 10/1 for 5 min. For comparison, another sample without the Si film was prepared under the same conditions as above. Subsequently, post-deposition annealing (PDA) was carried out at 500 °C for 300 s in N₂ (500 sccm) + O₂ (50 sccm) to transform ZrN/TaN to ZrON/TaON. So, the samples can be divided into three groups: samples with the Si passivation layer with or without fluorine-plasma treatment (denoted as ZrON/TaON/Si + F or ZrON/TaON/Si) and sample without the Si passivation layer (denoted as ZrON/TaON). Finally, Al was thermally evaporated and patterned as a gate electrode with an area of 7.85×10^{-5} cm², followed by a forming-gas (95% N₂ + 5% H₂) annealing at 300 °C for 20 min.

High-frequency (HF) capacitance-voltage (C-V) and gate leakage current-voltage (J_g - V_g) measurements were performed using a HP4284A precision LCR meter and a HP4156A semiconductor parameter analyzer, respectively. The physical thickness of the gate dielectrics was determined by spectroscopic ellipsometry.

Figure 1 shows the TEM images of all the samples. As can be seen from Fig. 1(a), a TaSiON interlayer (0.7 nm) is formed between the Ge substrate and the ZrON/TaON gate dielectric (5.5 nm) with a clear TaSiON/Ge interface and a total physical thickness of 6.2 nm for the ZrON/TaON/Si + F sample. However, for the ZrON/TaON/Si sample in Fig. 1(b), a slightly thicker TaSiON interlayer (0.8 nm) is formed, and also the TaSiON/Ge interface is not too sharp. For the ZrON/TaON sample in Fig. 1(c), a GeO_x interlayer with a blurred interface is formed. These TEM images confirm the formation of the proposed gate stack structure and indicate that the ZrON/TaON/Si + F sample has better interface quality than the ZrON/TaON/Si and ZrON/TaON samples.

Figure 2 shows the typical HF C-V curves of the three samples. Obviously, the ZrON/TaON sample has a much smaller accumulation capacitance than the other two samples, implying that a low- k GeO_x interlayer exists in the former, as shown in Fig. 1(c), and is greatly suppressed in the latter two samples due to the effective blocking role of the TaSiON interlayer [see Figs. 1(a) and 1(b)] against the in-diffusion of oxygen and out-diffusion of germanium.¹⁷ As a result, a stretch out of the C-V curve and a small kink in the depletion region are observed for the ZrON/TaON sample, indicating a high interface-state density. As for the two




FIG. 2. HF (1-MHz) C-V curve of the samples.

samples with Si passivation layer, no such distortion occurs and a larger slope of the C-V curve from depletion to accumulation is obtained, implying a high-quality TaSiON/Ge interface. Furthermore, a much smaller C-V hysteresis for the ZrON/TaON/Si + F sample (15 mV) and ZrON/TaON/Si sample (25 mV) than for the ZrON/TaON sample (90 mV) is observed in Fig. 2, indicating less slow states or deep-level traps in the former two samples (especially, for the ZrON/TaON/Si + F sample). The flatband voltage (V_{fb}) of the samples is determined from their flatband capacitance,¹⁸ and equivalent oxide-charge density (Q_{ox}), mainly including interface trapped charge (Q_{it}), border trapped charge (Q_{bt}), oxide trapped charge (Q_{ot}), and fixed oxide charge (Q_f), is calculated as $-C_{ox}(V_{fb} - \phi_{ms})/q$, with ϕ_{ms} being the work-function difference between Al and Ge and C_{ox} being the accumulation capacitance (oxide capacitance) per unit area. The interface-state density near midgap (D_{it}) is extracted from the 1-MHz C-V curve using Terman's method¹⁹ for the purpose of comparison, as listed in Table I.

Obviously, the ZrON/TaON/Si + F and ZrON/TaON/Si samples have smaller V_{fb} and D_{it} than the ZrON/TaON sample, with the smallest for the ZrON/TaON/Si + F sample ($V_{fb} = 0.17$ V and $D_{it} = 2.0 \times 10^{11}$ eV⁻¹ cm⁻²), which should be attributed to the fact that the TaSiON interlayer can block the out-diffusion of Ge and in-diffusion of oxygen at the TaSiON/Ge and high- k /TaSiON interfaces, and the F incorporated in the Si layer by the F plasma treatment can effectively occupy the oxygen vacancies in the TaSiON passivation layer and ZrON/TaON stack dielectric and passivate the traps at/near the TaSiON/Ge interface and in the dielectric bulk,^{20,21} resulting in a reduction of defect traps in the dielectric bulk and at/near the TaSiON/Ge interface.

TABLE I. Electrical and physical parameters of samples extracted from HF C-V curves.

Sample	ZrON/TaON/Si + F	ZrON/TaON/Si	ZrON/TaON
C_{ox} ($\mu F/cm^2$)	3.23	3.05	2.85
V_{fb} (V)	0.17	0.22	0.26
D_{it} (cm ⁻² eV ⁻¹)	2.0×10^{11}	2.9×10^{11}	5.4×10^{11}
Q_{ox} (cm ⁻²)	-2.95×10^{12}	-3.39×10^{12}	-4.16×10^{12}
t_{ox} (nm)	6.2	6.4	5.9
CET (nm)	1.07	1.13	1.21
k	22.6	22.1	19.0




FIG. 3. Frequency dispersion of C-V curves at room temperature: (a) ZrON/TaON/Si + F sample, (b) ZrON/TaON/Si sample, and (c) ZrON/TaON sample.

The excellent interface quality of the ZrON/TaON/Si + F sample is further supported by the small frequency dispersion of its C-V curve and small distortion in the depletion region even at 50 kHz, as shown in Fig. 3. The larger accumulation capacitance of the ZrON/TaON/Si + F sample than the ZrON/TaON/Si sample is also attributed to the F incorporation at/near the (ZrON/TaON)/TaSiON and TaSiON/Ge interfaces, which can further suppress the growth of the low- k GeO_x interlayer to give a higher-quality TaSiON/Ge interface.

The capacitance equivalent thickness (CET) is calculated as $CET = k_0 k_{SiO_2} / C_{ox}$, where k_0 and k_{SiO_2} are the vacuum permittivity and relative permittivity of SiO₂, and thus the equivalent k value of the gate dielectric can be calculated as $k = k_{SiO_2} t_{ox} / CET$, as also listed in Table I. Obviously, the ZrON/TaON/Si + F sample has the smallest CET (1.07 nm) and largest k value (22.6) due to the enhanced suppression of the low- k GeO_x growth, as mentioned above. Also, the smallest Q_{ox} is obtained for the ZrON/TaON/Si + F sample, followed by the ZrON/TaON/Si sample, further indicating the effective blocking role of the TaSiON interlayer (especially, the one with fluorine incorporation) against the inter-diffusion of elements.²²

The gate leakage properties of the three samples are shown in Fig. 4. The ZrON/TaON/Si + F sample has the lowest gate-leakage current among the three samples (e.g., at $V_g = V_{fb} + 1$ V, $J_g = 2.04 \times 10^{-6}$ A/cm², 6.07×10^{-6} A/cm², and 2.35×10^{-5} A/cm² for the ZrON/TaON/Si + F, ZrON/TaON/Si, and ZrON/TaON samples, respectively), which is closely related to its smallest D_{it} and Q_{ox} due to the absence of the undesirable GeO_x interlayer and the suppression of intermixing between Ge and high- k dielectric.^{23,24} Furthermore, a




FIG. 4. J_g - V_g characteristics of the samples.




FIG. 5. Gate leakage current density of the samples before and after a high-field stressing at 3 MV/cm for 3600 s.

high-field stress at 3 MV/cm [$=(V_g - V_{fb})/t_{ox}$] for 3600 s is used to examine the reliability of the devices. The J_g - V_g properties are measured before and after the stressing, as shown in Fig. 5. The increase in gate leakage current after the stressing for the three samples is due to the trap-assisted tunneling of electrons from the substrate to the gate via stress-induced interface and near-interface traps. The post-stress increase of the leakage current is the smallest for the ZrON/TaON/Si + F sample, which can be associated with less generation of interface and near-interface traps during the constant-voltage stressing due to negligible unstable GeO_x at/near the TaSiON/Ge interface,²⁵⁻²⁷ as confirmed by XPS result below.

To study the composition of the TaSiON IPL and further analyze the effects of TaSiON on the chemical states of the interface between ZrON/TaON and Ge, the ZrON/TaON




FIG. 6. Si 2p XPS spectrum in the TaON/Si interlayer: (a) ZrON/TaON/Si + F sample, where the insets are its F 1s and N 1s XPS spectra, respectively, and (b) ZrON/TaON/Si sample.




FIG. 7. Ta 4d5 XPS spectrum of the TaON/Si interlayer: (a) ZrON/TaON/Si + F sample, (b) ZrON/TaON/Si sample, and (c) ZrON/TaON sample.




FIG. 8. Ge 2p₃ XPS spectrum at/near the high-k/Ge interface: (a) ZrON/TaON/Si + F sample, (b) ZrON/TaON/Si sample, and (c) ZrON/TaON sample. The inset is the enlarged figure of Ge oxides and oxynitride.

film is etched to a distance of ~ 5 nm from the Ge surface using an *in-situ* Ar^+ ion beam in the XPS chamber. Figures 6(a) and 6(b) show the Si 2p XPS spectrum of the ZrON/TaON/Si + F and ZrON/TaON/Si samples. As compared with the ZrON/TaON/Si sample, the Si 2p peak of the ZrON/TaON/Si + F sample is shifted by an energy of 1.6 eV, which should be attributed to the higher electronegativity of F (4.0) than that of O (3.5). Furthermore, in Fig. 6(a), Si-O, Si-N, and Si-Ta bonds are found at 104.2 eV, 103.3 eV, and 100.1 eV, respectively, but no Si-Si bond at 101.2 eV is observed,^{28,29} indicating that the TaSiON IPL has been formed and all Si has been consumed.

Similarly, as shown in Fig. 7(a), the Ta 4d₅ peak of the ZrON/TaON/Si + F sample also shifts to higher energy relative to that of the ZrON/TaON/Si sample, and the Ta-N, Ta-Si, and Ta-O bonds are found at 234.3 eV, 231.9 eV, and 231.0 eV, respectively,^{30,31} from which the content of the Ta-O bond for the ZrON/TaON/Si + F and ZrON/TaON/Si samples is calculated to be 14.5% and 19.2%, respectively, based on the Ta-O/Ta 4d₅ peak-area ratio. This implies that the fluorine incorporation can block the oxygen diffusion from the dielectric layer to the substrate surface. Similarly, the content of the Ta-Si bond for the ZrON/TaON/Si + F and ZrON/TaON/Si samples is extracted to be 77.6% and 71.3%, respectively, based on the Ta-Si/Ta 4d₅ peak-area ratio, implying that the silicon passivation layer is consumed during the subsequent high-k deposition and PDA. Furthermore, the obvious F 1s peak in the F 1s spectrum of the ZrON/TaON/Si + F sample [Fig. 6(a)] indicates that fluorine is indeed incorporated in both the gate dielectric and the passivation layer, resulting in effective passivation on the dangling bonds and oxide traps at/near the high-k/Ge interface. This is why the ZrON/TaON/Si + F sample has the best interfacial and thus electrical properties, as shown in Table I.

To further analyze the Ge oxides or oxynitride at/near the interface, the Ge 2p₃ spectrum of the three samples is shown in Fig. 8. The peaks of GeO₂, GeON, GeO_x, and Ge-sub are found at 1220.8 eV, 1219.5 eV, 1218.6 eV, and 1217.6 eV, respectively,^{32,33} for the three samples, demonstrating that there exist GeO₂, GeON, and GeO_x at/near the TaSiON/Ge interface. For more clearly showing the peaks of Ge oxides and oxynitride, they are enlarged in their respective insets. Obviously, the content of GeO_x or GeO₂ is lower for the ZrON/TaON/Si + F sample (3.2% or 1.1% from the GeO_x/Ge2p₃ or GeO₂/Ge2p₃ peak-area ratio) than for the ZrON/TaON/Si sample (5.3% or 1.9%) and the ZrON/TaON

sample (7.1% or 3.2%), implying that the fluorine incorporation can effectively occupy the oxygen vacancies in the TaSiON IPL and at/near the TaSiON/Ge interface. On the contrary, the content of GeON is higher for the ZrON/TaON/Si + F sample (4.5% from the GeON/Ge2p₃ peak-area ratio) than for the ZrON/TaON/Si sample (2.8%) and the ZrON/TaON sample (2.1%), implying more N incorporation in the former than in the latter two samples, which is beneficial for blocking the in-diffusion of oxygen. These results indicate that the fluorine incorporation can further reduce the oxide traps to aid the formation of GeON for blocking the inter-diffusion of elements near the TaSiON/Ge interface, resulting in the best interface quality and thus best electrical properties, as demonstrated by the ZrON/TaON/Si + F sample.

The effects of the Si passivation interlayer and fluorine-plasma treatment on the interfacial and electrical properties of Ge MOS capacitor with the composite gate dielectric deposited by alternate sputtering of ZrON/TaON are investigated. It is demonstrated that the device with the fluorinated Si passivation layer exhibits excellent device performance: low interface state density ($2.0 \times 10^{11} \text{ cm}^{-2} \text{ eV}^{-1}$ at midgap), small flatband voltage (0.17 V), small gate leakage current density ($2.04 \times 10^{-6} \text{ A/cm}^2$ at $V_g = V_{fb} + 1 \text{ V}$), high equivalent k value (22.6), and good high-field reliability. All of these can be attributed to the fact that the TaSiON IPL formed by mixing of the TaON dielectric layer and Si passivation layer can effectively suppress the growth of unstable native oxides at the Ge surface and the fluorine incorporation is conducive to blocking the elemental inter-diffusion and filling the oxygen vacancies, thus reducing the oxide traps at/near the high-k/Ge interface to achieve better electrical properties for the Ge MOS device.

This work was financially supported mainly by the National Natural Science Foundation of China (Grant Nos. 61274112, 61176100, and 61404055), in part by the University Development Fund of the University of Hong Kong under Grant No. 00600009, and in part by the RGC of HKSAR, China (Project No. PolyU 252013/14E) and the University Development Fund of the Hong Kong Polytechnic University under Grant No. 1-ZVB1.

¹G. D. Wilk, R. M. Wallace, and J. M. Anthony, *J. Appl. Phys.* **89**, 5243 (2001).

²M. Caymax, M. Houssa, G. Pourtois, F. Bellenger, K. Martens, A. Delabie, and S. Van Elshocht, *Appl. Surf. Sci.* **254**, 6094 (2008).

- ³C. O. Chui, F. Ito, and K. C. Saraswat, *IEEE Electron Device Lett.* **25**, 613 (2004).
- ⁴L.-A. Ragnarsson, S. Guha, N. A. Bojarczuk, E. Cartier, M. V. Fischetti, K. Rim, and J. Karasinski, *IEEE Electron Device Lett.* **22**, 490 (2001).
- ⁵F. Gao, S. J. Lee, J. S. Pan, L. J. Tang, and D. L. Kwong, *Appl. Phys. Lett.* **86**, 113501 (2005).
- ⁶B. Kaczer, B. De Jaeger, G. Nicholas, K. Martens, R. Degraeve, M. Houssa, G. Pourtois, F. Leys, M. Meuris, and G. Groeseneken, *Microelectron. Eng.* **84**, 2067 (2007).
- ⁷P. S. Das and A. Biswas, *Appl. Surf. Sci.* **256**, 6618 (2010).
- ⁸N. Wu, Q. Zhang, C. Zhu, D. S. H. Chan, M. F. Li, N. Balasubramanian, A. Chin, and D. L. Kwong, *Appl. Phys. Lett.* **85**, 4127 (2004).
- ⁹X. Zhao, N. P. Magtoto, M. Leavy, and J. A. Kelber, *Thin Solid Films* **415**, 308 (2002).
- ¹⁰F. Ji, J. P. Xu, P. T. Lai, C. X. Li, and J. G. Liu, *IEEE Electron Device Lett.* **32**, 122 (2011).
- ¹¹M. C. Nielsen, J. Kim, E. J. Rymaszewski, T. Lu, A. Kumar, and H. Bakhr, *IEEE Trans. Compon., Packag. Manuf. Technol., Part B* **21**, 274 (1998).
- ¹²B. O. Cho, J. Wang, L. Sha, and J. P. Chang, *Appl. Phys. Lett.* **80**, 1052 (2002).
- ¹³T. Ngai, W. J. Qi, R. Sharma, J. Fretwell, X. Chen, J. C. Lee, and S. Banerjee, *Appl. Phys. Lett.* **76**, 502 (2000).
- ¹⁴S. Kundu, S. Roy, P. Banerji, S. Chakraborty, and T. Shripathi, *J. Vac. Sci. Technol., B* **29**, 031203 (2011).
- ¹⁵C. X. Li, C. H. Leung, P. T. Lai, and J. P. Xu, *Solid-State Electron.* **54**, 675 (2010).
- ¹⁶K. Tse and J. Robertson, *Appl. Phys. Lett.* **89**, 142914 (2006).
- ¹⁷M. Zier, S. Oswald, R. Reiche, and K. Wetzig, *Anal. Bioanal. Chem.* **375**, 902 (2003).
- ¹⁸J. P. Xu, P. T. Lai, C. X. Li, X. Zou, and C. L. Chan, *IEEE Electron Device Lett.* **27**, 439 (2006).
- ¹⁹L. M. Terman, *Solid-State Electron.* **5**, 285 (1962).
- ²⁰R. Xie, M. Yu, M. Y. Lai, L. Chan, and C. Zhu, *Appl. Phys. Lett.* **92**, 163505 (2008).
- ²¹L. N. Liu, H. W. Choi, J. P. Xu, and P. T. Lai, *Appl. Phys. Lett.* **107**, 213501 (2015).
- ²²L. K. Chu, W. C. Lee, M. L. Huang, Y. H. Chang, L. T. Tung, C. C. Chang, Y. J. Lee, J. Kwo, and M. Hong, *J. Cryst. Growth* **311**, 2195 (2009).
- ²³A. Dimoulas, D. P. Brunco, S. Ferrari, J. W. Seo, Y. Panayiotatos, A. Sotiropoulos, T. Conard, M. Caymax, S. Spiga, M. Fanciulli, C. Dieker, E. K. Evangelou, S. Galata, M. Houssa, and M. M. Heyns, *Thin Solid Films* **515**, 6337 (2007).
- ²⁴D. P. Brunco, A. Dimoulas, N. Boukos, M. Houssa, T. Conard, K. Martens, C. Zhao, F. Bellenger, M. Caymax, M. Meuris, and M. M. Heyns, *J. Appl. Phys.* **102**, 024104 (2007).
- ²⁵J. P. Xu, X. F. Zhang, C. X. Li, C. L. Chan, and P. T. Lai, *Appl. Phys. A* **99**, 177 (2010).
- ²⁶K. Seo, R. Sreenivasan, P. C. McIntyre, and K. C. Saraswat, *IEEE Electron Device Lett.* **27**, 821 (2006).
- ²⁷R. Xie, T. H. Phung, W. He, Z. Sun, M. Yu, Z. Cheng, and C. Zhu, *Tech. Dig.-Int. Electron Devices Meet.* **2008**, 393.
- ²⁸N. Nedfors, O. Tengstrand, A. Flink, P. Eklund, L. Hultman, and U. Jansson, *Thin Solid Films* **545**, 272 (2013).
- ²⁹M. Zier, S. Oswald, R. Reiche, M. Kozłowska, and K. Wetzig, *J. Electron Spectrosc. Relat. Phenom.* **137–140**, 229 (2004).
- ³⁰H. Demiryont, J. R. Sites, and K. Geib, *Appl. Opt.* **24**, 490 (1985).
- ³¹M. Zier, S. Oswald, R. Reiche, and K. Wetzig, *Appl. Surf. Sci.* **252**, 234 (2005).
- ³²N. Wu, Q. C. Zhang, C. X. Zhu, C. C. Yeo, S. J. Whang, D. S. H. Chan, M. F. Li, B. J. Cho, A. Chin, D. L. Kwong, A. Y. Du, C. H. Tung, and N. Balasubramanian, *Appl. Phys. Lett.* **84**, 3741 (2004).
- ³³K. Prabhakaran and T. Ogina, *Surf. Sci.* **325**, 263 (1995).