

Random-Permutation-Matrix-Based Cyclically-Coupled LDPC Codes

Francis C. M. Lau^{*†}, Fanlu Mo^{*}, Wai M. Tam^{*} and Chiu-Wing Sham[‡]

^{*}Department of Electronic and Information Engineering, Hong Kong Polytechnic University, Hong Kong

[†]Hong Kong Polytechnic University Shenzhen Research Institute, Shenzhen, China

[‡]Department of Computer Science, The University of Auckland, New Zealand

Email: encmlau@polyu.edu.hk

Abstract—Cyclically-coupled quasi-cyclic low-density parity-check (CC-QC-LDPC) codes are a new class of QC-LDPC codes which can achieve excellent error performance and relatively low hardware requirement. In this paper, we modify the CC-QC-LDPC code construction by using random permutation matrices instead of circulant permutation matrices, forming the “random-permutation-matrix-based CC-LDPC (RP-CC-LDPC) code”. The objective is to achieve a better error performance under the same code length. We simulate the bit error rate using FPGA simulations. We also compare the BER results and decoder complexity of the above codes with those of regular and irregular QC-LDPC codes under the same code length and code rate.

Index Terms—Cyclically-coupled quasi-cyclic low-density parity-check, FPGA simulations, QC-LDPC, random-permutation-matrix-based CC-LDPC, RC-CC-QCLDPC.

I. INTRODUCTION

Low-density parity-check (LDPC) codes, introduced by Gallager [1], have been proved to have theoretical limits approaching the channel capacity. One set of methods to construct LDPC codes is based on random construction. Random constructions can produce LDPC codes that closely approach the Shannon capacity [2], [3], [4], [5]. In [2], [4], [5], the authors also gave some good irregular LDPC codes which had much better error performance than regular LDPC codes. Another set of ways is based on algebraic constructions. This kind of methods has attracted much interest because algebraic constructions yield structures that are strongly preferred in hardware implementations.

Quasi-cyclic LDPC (QC-LDPC) codes are a particular important class of algebraic-constructions-based LDPC codes. QC-LDPC codes have been widely used because of their flexible design and ease of implementation. We can use different structured codes to construct QC-LDPC codes, such as finite-geometry codes [6] and circulant-permutation-matrix (CPM) based codes [7],[8],[9]. It is also well-known that short cycles existing in the Tanner graphs of LDPC codes will degrade the error performance. They may also form structures such as stopping sets [10],[11], elementary/dominant/detrimental trapping sets [12], [13], [14] and absorbing sets [15], [16], [17] which raise the error floor in the high signal-to-noise (SNR) region.

In order to optimize the performance of QC-LDPC codes, short cycles should be removed during code constructions.

However, structured codes usually cannot guarantee a large girth (shortest cycle length) with a relatively short code length. The progressive-edge-growth (PEG) algorithm is a popular method to construct LDPC codes [18],[14]. It also cannot guarantee achieving the largest possible girth when used in constructing QC-LDPC codes. Hence error floors can still exist in the high SNR region for codes constructed under such a method [19].

Some efficient computer searching methods have been proposed to remove the short cycles in QC-LDPC codes. Since there is an enormous number of possible cycle combinations, it is extremely time-consuming and infeasible to conduct an exhaustive computer search. The hill-climbing algorithm [20] is an effective searching method that modifies the elements in the base matrix iteratively. In [21], a fast hill-climbing method has been further proposed to reduce the time complexity and make the searching method more efficient.

Using LDPC convolutional codes (LDPPCCs) and QC-LDPC convolutional codes (QC-LDPPCCs) is another way to improve the error performance and lower the error floor [22],[23],[24]. However, the decoder of LDPPCC has a high hardware complexity. A novel type of LDPC block codes which called “cyclically-coupled quasi-cyclic LDPC codes” (CC-QC-LDPC codes) has been proposed recently [25]. This kind of codes is constructed by cyclically connecting a number of QC-LDPC sub-codes. It has a similar error performance and higher throughput compared with the LDPPCCs but allows a much simpler decoder design. In [25], the authors construct a girth-8 CC-QC-LDPC code with a rate of 5/6 and length 98304. The decoder of the CC-QC-LDPC code has been implemented on a field-programmable-gate-array (FPGA) device and achieve a throughput of 3.0 Gb/s. In [26], a novel type of QC-LDPC codes which can achieve the same girth with a shorter code-length has been proposed and studied.

In this paper, we modify the CC-QC-LDPC code and propose a new type of CC-LDPC codes. Instead of using circulant permutation matrices, we make use of random permutation matrices to form the basic building blocks of CC-LDPC codes. The proposed code is called “random-permutation-matrix-based CC-LDPC (RP-CC-LDPC) code”. The decoder of the proposed RC-CC-LDPC codes has been implemented using FPGA. The error performance and decoder complexity of the new code are evaluated and compared with other codes.

We organize this paper as follows. In Section II, we review the structure of QC-LDPC and CC-QC-LDPC codes. We also describe the equations governing the cycles of the codes. In Section III, we describe the structure of the proposed RP-CC-LDPC codes. Finally, we show and compare the simulation results in Section IV.

II. QC-LDPC CODES AND CC-QC-LDPC CODES

A (J, L) regular QC-LDPC code can be described by a parity-check matrix \mathbf{H}

$$\mathbf{H} = \begin{bmatrix} \mathbf{I}_{(p_{0,0})} & \mathbf{I}_{(p_{0,1})} & \cdots & \mathbf{I}_{(p_{0,L-1})} \\ \mathbf{I}_{(p_{1,0})} & \mathbf{I}_{(p_{1,1})} & \cdots & \mathbf{I}_{(p_{1,L-1})} \\ \cdots & \cdots & \cdots & \cdots \\ \mathbf{I}_{(p_{J-1,0})} & \mathbf{I}_{(p_{J-1,1})} & \cdots & \mathbf{I}_{(p_{J-1,L-1})} \end{bmatrix} \quad (1)$$

where $\mathbf{I}_{(p_{j,l})}$ represents a $z \times z$ circulant permutation matrix (CPM) obtained by cyclically right-shifting the $z \times z$ identity matrix \mathbf{I} by $p_{j,l}$ positions ($0 \leq j \leq J-1, 0 \leq l \leq L-1, 0 \leq p(i, j) \leq z-1$). $\mathbf{I}_{(p_{j,l})}$ represents the $z \times z$ identical matrix \mathbf{I} when $p_{j,l} = 0$. Therefore, QC-LDPC codes also can be defined by a $J \times L$ base matrix \mathbf{H}_b :

$$\mathbf{H}_b = \begin{bmatrix} p_{0,0} & p_{0,1} & \cdots & p_{0,L-1} \\ p_{1,0} & p_{1,1} & \cdots & p_{1,L-1} \\ \cdots & \cdots & \cdots & \cdots \\ p_{J-1,0} & p_{J-1,1} & \cdots & p_{J-1,L-1} \end{bmatrix} \quad (2)$$

For a QC-LDPC code, an arbitrary cycle of length $2i$ has to pass through $2i$ elements of the base matrix. The sequence of the elements are denoted by $(j_0, l_0), (j_0, l_1), (j_1, l_1), \dots, (j_{i-1}, l_{i-1}), (j_{i-1}, l_0)$, where $j_s \neq j_{s+1}$ and $l_s \neq l_{s+1}$ for $0 \leq s-1 \leq i$. Then there exists a cycle of length $2i$ if [21]

$$\sum_{s=0}^{i-1} (p_{j_s, l_s} - p_{j_s, l_{s+1}}) = 0 \pmod{z}. \quad (3)$$

In [25], cyclically-coupled QC-LDPC (CC-QC-LDPC) codes based on cyclically coupling several identical QC-LDPC sub-codes have been proposed. Denoting a QC-LDPC sub-code \mathbf{H}_s as

$$\mathbf{H}_s = [\mathbf{H}_l \quad \mathbf{H}_m \quad \mathbf{H}_r], \quad (4)$$

the parity-check matrix of a CC-QC-LDPC code can be written as

$$\mathbf{H}_{cc} = \begin{bmatrix} \mathbf{H}_l^1 & \mathbf{H}_m^1 & \mathbf{H}_r^1 & \mathbf{0} & \mathbf{0} & \cdots & \mathbf{0} & \mathbf{0} \\ \mathbf{0} & \mathbf{0} & \mathbf{H}_l^2 & \mathbf{H}_m^2 & \mathbf{H}_r^2 & \cdots & \mathbf{0} & \mathbf{0} \\ \vdots & \vdots & \vdots & \vdots & \vdots & \ddots & \vdots & \vdots \\ \mathbf{H}_r^K & \mathbf{0} & \mathbf{0} & \mathbf{0} & \mathbf{0} & \cdots & \mathbf{H}_l^K & \mathbf{H}_m^K \end{bmatrix} \quad (5)$$

where K sub-codes have been coupled in a cyclic manner. In (5) and in the remaining paper, $\mathbf{0}$ denotes an all-zero matrix of appropriate size. Both \mathbf{H}_l and \mathbf{H}_r are of the same size and are assumed to consist of $J \times W$ CPMs whereas \mathbf{H}_m consists of $J \times (L - 2W)$ CPMs. W which represents the number of coupled block columns is also called the ‘‘coupling degree’’. In [25], both J and W equal 4 and L equal 28, which means both \mathbf{H}_l and \mathbf{H}_r have 4 block rows and 4 block columns, and \mathbf{H}_m has 4 block rows and 20 block columns.

A CC-QC-LDPC decoder contains K identical sub-decoders and a global controller. The K sub-decoders are connected in a cyclic way and each of them corresponds to a sub-code \mathbf{H}_s . Moreover, check-to-variable (C2V) messages and variable-to-check (V2C) messages are to be passed between consecutive sub-decoders. By using such a decoder design, the throughput of decoder is approximately the sum of the throughput of the sub-decoders.

III. PROPOSED PERMUTATION-MATRIX-BASED CC-LDPC (RP-CC-LDPC) CODES

We again consider the same sub-code (4) in which both \mathbf{H}_l and \mathbf{H}_r contain 4×4 sub-matrices and \mathbf{H}_m contains 4×20 sub-matrices. However, instead of CPMs, random permutation matrices are used in the sub-matrices. We can also view the modified \mathbf{H}_s as a protograph-based LDPC code [27] with a base matrix \mathbf{B}_s given by

$$\mathbf{B}_s = [\mathbf{1}_{4 \times 4} \quad \mathbf{1}_{4 \times 20} \quad \mathbf{1}_{4 \times 4}] \quad (6)$$

where $\mathbf{1}_{4 \times 4}$ and $\mathbf{1}_{4 \times 20}$ represent the 4×4 and 4×20 all-one matrices, respectively. The corresponding CC-LDPC codes constructed from \mathbf{B}_s , which we called ‘‘random-permutation-matrix-based CC-LDPC (RP-CC-LDPC)’’ codes, are therefore represented by the base matrix \mathbf{B}_{cc}

$$\mathbf{B}_{cc} = \begin{bmatrix} \mathbf{1}_{4 \times 4} & \mathbf{1}_{4 \times 20} & \mathbf{1}_{4 \times 4} & \mathbf{0} & \mathbf{0} & \cdots & \mathbf{0} & \mathbf{0} \\ \mathbf{0} & \mathbf{0} & \mathbf{1}_{4 \times 4} & \mathbf{1}_{4 \times 20} & \mathbf{1}_{4 \times 4} & \cdots & \mathbf{0} & \mathbf{0} \\ \vdots & \vdots & \vdots & \vdots & \vdots & \ddots & \vdots & \vdots \\ \mathbf{1}_{4 \times 4} & \mathbf{0} & \mathbf{0} & \mathbf{0} & \mathbf{0} & \cdots & \mathbf{1}_{4 \times 4} & \mathbf{1}_{4 \times 20} \end{bmatrix}. \quad (7)$$

By replacing each 1 in \mathbf{B}_s by a random permutation matrix of size $z \times z$ and then substituting the results into \mathbf{B}_{cc} , RP-CC-LDPC codes are obtained.

IV. RESULTS

We consider a RP-CC-LDPC code with $J = 4$, $L = 28$, $W = 4$, $K = 4$ and $z = 1024$. As we mention earlier, permutation matrices are randomly generated for the RP-CC-LDPC code. We compare the bit error performance and hardware complexity of our proposed RP-CC-LDPC code with other LDPC codes. All codes have the same code rate $5/6$ and code length 98304, and are simulated under an additive white Gaussian noise (AWGN) channel. All our results are generated by FPGA implementation of the corresponding decoders at a clock frequency of 100 MHz and 4-bit quantization.

A. Comparison with CC-QC-LDPC Code

First, we compare our RP-CC-LDPC code with the CC-QC-LDPC code reported in [25]. Fig. 1 shows that the proposed RP-CC-LDPC code outperforms the CC-QC-LDPC code in terms of bit error rate (BER). In particular, RP-CC-LDPC code outperforms CC-QC-LDPC code by 0.05 dB at a BER of 10^{-13} . No error floor is also observed above this BER level.

Table IV compares the complexity and throughput of the two decoders. The CC-QC-LDPC code and RP-CC-LDPC code are represented by Code C and Code D, respectively. As




Fig. 1. The bit error rate (BER) comparison of different codes. All the results are obtained from FPGA simulations under an AWGN channel and 4-bit quantization.

TABLE I

HARDWARE INFORMATION OF THE DECODER IMPLEMENTATIONS.

CODE A: 4×24 REGULAR QC-LDPC CODE, GIRTH=8, $z = 4096$;
 CODE B: 4×24 IRREGULAR QC-LDPC CODE, GIRTH=10, $z = 4096$;
 CODE C: 16×96 CC-QC-LDPC CODE, GIRTH=8, $z = 1024$;
 CODE D: 16×96 RP-CC-LDPC CODE, $z = 1024$.

Code	A	B	C	D
Parallelism degree	32	32	32	4
ALUTs	65,178	55,990	70,342	31,660
Registers	53,36	41,740	43,801	13,564
Memory bits	1,769,372	1,474,560	2,359,296	4,297,289
Clock	100 MHz	100 MHz	100 MHz	100 MHz
Throughput	1.55 Gbps	1.55 Gbps	1.55 Gbps	0.182 Gbps

we can observe, the degree of parallelism of the RP-CC-LDPC code is reduced by 8 times compared with that of the CC-QC-LDPC code. The main reason is the random permutation matrices being used in the RP-CC-LDPC code. Consequently, the same ratio in terms of decoder throughput is observed. We can also see a substantial increase of memory required in the RP-CC-LDPC decoder. They are used to store the entries of the permutation matrices which are random in general.

B. Comparison with Regular and Irregular QC-LDPC Codes

We construct a 4×24 QC-LDPC code with $z = 4096$. Using the fast hill-climbing algorithm in [21] and illustrated in 2, we can eliminate both cycle-4 and cycle-6 but not cycle-8. The largest girth that we can obtain is therefore 8. The resultant 4×24 QC-LDPC code is denoted as Code A in Table IV. In order to achieve a larger girth, we assign 4 all-zero sub-matrices for each row in a 4×24 QC-LDPC code. Thus, all block rows have a weight of 20, 16 block columns have a weight of 3 and 8 block column have a weight of 4. The structure of the resultant irregular QC-LDPC code is shown in 3 and is denoted as Code B in Table IV. Each ϕ in 3 represents an all-zero sub-matrix. Again we apply the fast




Fig. 2. Fast hill-climbing algorithm [21].




Fig. 3. Structure of the irregular QC-LDPC code.

hill-climbing algorithm and we are able to eliminate all cycle-4, cycle-6 and cycle-8. A girth-10 irregular QC-LDPC code is hence obtained.

Referring to Fig. 1, the BER curves show that both the regular and irregular can outperform the proposed RP-CC-LDPC code in the low E_b/N_0 region. However, an error floor occurs at around 10^{-13} BER for the regular QC-LDPC code. It is probably due to the cycle-8 in the code. At $E_b/N_0 = 3.425$ dB, the BER performances of irregular QC-LDPC code and RP-CC-LDPC code are very similar. The BER curve trends seem to forecast that the irregular QC-LDPC code will be outperformed by RP-CC-LDPC code beyond $E_b/N_0 = 3.45$ dB. That needs to be verified though. Table IV compares the complexity and throughput of the decoders. Again, the RP-CC-LDPC code is at a disadvantageous position in terms of decoder complexity and throughput.

V. CONCLUSION


We have proposed a random-permutation-matrix-based cyclically-coupled LDPC (RP-CC-LDPC) code. We have compared its performance with the CC-QC-LDPC code, regular and irregular QC-LDPC codes using FPGA simulations. Results show that the BER performance of the RP-CC-LDPC code is comparable to and can possibly exceed that of other codes. However, decoder complexity and throughput are major issues of the RP-CC-LDPC code which makes use of relatively more complex random permutation matrices instead of simple circulant permutation matrices. Our future work will include designing CC-LDPC codes with a lower complexity than RP-CC-LDPC codes but at the same time achieving good BER performance.

ACKNOWLEDGMENT

The work described in this paper was partially supported by a grant from the RGC of the Hong Kong SAR, China (Project No. PolyU 152088/15E) and by NSF of China (Grant No. 61372095).


REFERENCES

- [1] R. Gallager, "Low-density parity-check codes," *IRE Transactions on information theory*, vol. 8, no. 1, pp. 21–28, 1962.
- [2] D. J. MacKay, "Good error-correcting codes based on very sparse matrices," *IEEE transactions on Information Theory*, vol. 45, no. 2, pp. 399–431, 1999.
- [3] T. J. Richardson, M. A. Shokrollahi, and R. L. Urbanke, "Design of capacity-approaching irregular low-density parity-check codes," *IEEE transactions on information theory*, vol. 47, no. 2, pp. 619–637, 2001.
- [4] M. G. Luby, M. Mitzenmacher, M. A. Shokrollahi, and D. A. Spielman, "Improved low-density parity-check codes using irregular graphs," *IEEE Transactions on Information Theory*, vol. 47, no. 2, pp. 585–598, 2001.
- [5] S. Y. Chung, G. D. Forney, T. J. Richardson, and R. Urbanke, "On the design of low-density parity-check codes within 0.0045 dB of the Shannon limit," *IEEE Commun. Letters*, vol. 5, no. 2, pp. 58–60, 2001.
- [6] Y. Kou, S. Lin, and M. P. Fossorier, "Low-density parity-check codes based on finite geometries: a rediscovery and new results," *IEEE Transactions on Information Theory*, vol. 47, no. 7, pp. 2711–2736, 2001.
- [7] J. L. Fan, "Array codes as LDPC codes," in *Constrained Coding and Soft Iterative Decoding*, pp. 195–203, Springer, 2001.
- [8] O. Milenkovic, N. Kashyap, and D. Leyba, "Shortened array codes of large girth," *IEEE Transactions on Information Theory*, vol. 52, no. 8, pp. 3707–3722, 2006.
- [9] M. P. Fossorier, "Quasi-cyclic low-density parity-check codes from circulant permutation matrices," *IEEE Transactions on Information Theory*, vol. 50, no. 8, pp. 1788–1793, 2004.
- [10] C. Di, D. Proietti, I. E. Telatar, T. J. Richardson, and R. L. Urbanke, "Finite-length analysis of low-density parity-check codes on the binary erasure channel," *IEEE Transactions on Information theory*, vol. 48, no. 6, pp. 1570–1579, 2002.
- [11] S. K. Chilappagari, S. Sankaranarayanan, and B. Vasic, "Error floors of ldpc codes on the binary symmetric channel," in *2006 IEEE International Conference on Communications*, vol. 3, pp. 1089–1094, June 2006.
- [12] T. Richardson, "Error floors of LDPC codes," in *Proc. 41st Annu. Allerton Conf. on Communication, Control, and Computing*, pp. 1426–1435, Urbana-Champaign, USA, 2003.
- [13] D. J. MacKay and M. S. Postol, "Weaknesses of Margulis and Ramanujan-Margulis low-density parity-check codes," *Electronic Notes in Theoretical Computer Science*, vol. 74, pp. 97–104, 2003.
- [14] X. Zheng, F. C. M. Lau, and C. K. Tse, "Constructing Short-Length Irregular LDPC Codes with Low Error Floor," *IEEE Transactions on Communications*, vol. 58, no. 10, pp. 2823–2834, Oct. 2010.
- [15] Z. Zhang, L. Dolecek, M. Wainwright, V. Anantharam, and B. Nikolic, "Quantization Effects in Low-Density Parity-Check Decoders," in *Communications, 2007. ICC '07. IEEE International Conference on*, pp. 6231–6237, June 2007.
- [16] L. Dolecek, Z. Zhang, V. Anantharam, M. J. Wainwright, and B. Nikolic, "Analysis of absorbing sets and fully absorbing sets of array-based LDPC codes," *IEEE Transactions on Information Theory*, vol. 56, no. 1, pp. 181–201, 2010.
- [17] L. Dolecek, Z. Zhang, V. Anantharam, M. J. Wainwright, and B. Nikolic, "Analysis of Absorbing Sets for Array-Based LDPC Codes," in *ICC*, pp. 6261–6268, 2007.
- [18] X.-Y. Hu, E. Eleftheriou, and D.-M. Arnold, "Regular and irregular progressive edge-growth tanner graphs," *IEEE Transactions on Information Theory*, vol. 51, no. 1, pp. 386–398, 2005.
- [19] Z. Li and B. V. Kumar, "A class of good quasi-cyclic low-density parity check codes based on progressive edge growth graph," in *Signals, Systems and Computers, 2004. Conference Record of the Thirty-Eighth Asilomar Conference on*, vol. 2, pp. 1990–1994, IEEE, 2004.
- [20] Y. Wang, J. S. Yedidia, and S. C. Draper, "Construction of high-girth QC-LDPC codes," in *5th International Symposium on Turbo Codes and Related Topics*, vol. 185, Lausanne, Switzerland, 2008.
- [21] F. C. M. Lau and W. M. Tam, "A fast searching method for the construction of QC-LDPC codes with large girth," in *Computers and Communications (ISCC), 2012 IEEE Symposium on*, pp. 125–128, July 2012.
- [22] A. J. Felstrom and K. S. Zigangirov, "Time-varying periodic convolutional codes with low-density parity-check matrix," *IEEE Transactions on Information Theory*, vol. 45, no. 6, pp. 2181–2191, 1999.
- [23] A. Sridharan, D. Truhachev, M. Lentmaier, D. J. Costello, and K. S. Zigangirov, "Distance bounds for an ensemble of LDPC convolutional codes," *IEEE Transactions on Information Theory*, vol. 53, no. 12, pp. 4537–4555, 2007.
- [24] C.-W. Sham, X. Chen, F. C. M. Lau, Y. Zhao, and W. M. Tam, "A 2.0 Gb/s Throughput Decoder for QC-LDPC Convolutional Codes," *Circuits and Systems I: Regular Papers, IEEE Transactions on*, vol. 60, pp. 1857–1869, July 2013.
- [25] Q. Lu, J. Fan, C. W. Sham, W. M. Tam, and F. C. M. Lau, "A 3.0 gb/s throughput hardware-efficient decoder for cyclically-coupled qd-lpdc codes," *IEEE Transactions on Circuits and Systems I: Regular Papers*, vol. 63, pp. 134–145, Jan 2016.
- [26] F. C. M. Lau, F. Mo, Q. Lu, W. M. Tam, and C. W. Sham, "Novel Types of Cyclically-Coupled Quasi-Cyclic LDPC Block Codes," in *Advanced Technologies for Communications (ATC), 2016 International Conference on*, pp. 24–27, Oct. 2016.
- [27] Y. Fang, G. Bi, Y. L. Guan, and F. C. M. Lau, "A Survey on Protograph LDPC Codes and Their Applications," *IEEE Communications Surveys Tutorials*, vol. 17, pp. 1989–2016, Fourthquarter 2015.



Francis C. M. Lau received the BEng (Hons) degree in electrical and electronic engineering and the PhD degree from King's College London, University of London, UK. He is a Professor and Associate Head at the Department of Electronic and Information Engineering, The Hong Kong Polytechnic University, Hong Kong. He is also a Fellow of IET and a Senior Member of IEEE.

He is the co-author of *Chaos-Based Digital Communication Systems* (Heidelberg: Springer-Verlag, 2003) and *Digital Communications with Chaos: Multiple Access Techniques and Performance Evaluation* (Oxford: Elsevier, 2007). He is also a co-holder of four US patents and one pending US patent. He has published over 280 papers. His main research interests include channel coding, cooperative networks, wireless sensor networks, chaos-based digital communications, applications of complex-network theories, and wireless communications. He was the Chair of Technical Committee on Nonlinear Circuits and Systems, IEEE Circuits and Systems Society in 2012–13. He served as an associate editor for IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II in 2004–2005 and IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I in 2006–2007, and IEEE CIRCUITS AND SYSTEMS MAGAZINE in 2012–2015. He has been a guest associate editor of INTERNATIONAL JOURNAL AND BIFURCATION AND CHAOS since 2010 and an associate editor of IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II since 2016.



Fanlu Mo received the B.E. degree from Nanjing University of Posts and Telecommunications, China. She is pursuing her MPhil degree at the Department of Electronic and Information Engineering, The Hong Kong Polytechnic University. Her research interests include channel coding, VLSI design optimization and system development based on FPGAs.



Wai M. Tam received B.Sc. degree from Jinan University, China, and M.Phil. and Ph.D. degrees from The Hong Kong Polytechnic University, Hong Kong. She is currently a Research Fellow at the Department of Electronic and Information Engineering, The Hong Kong Polytechnic University. Her research interests include channel coding, mobile cellular systems, complex networks and chaos-based digital communications.



Chiu-Wing Sham received the B.Eng., M.Phil. and Ph.D. degrees from The Chinese University of Hong Kong, Hong Kong. He was a Research Engineer with Synopsys, China, and an Electronic Engineer with ASM (HK) before joining The Hong Kong Polytechnic University in 2006. Currently, he is a lecturer at the Department of Computer Science, The University of Auckland, New Zealand. He received the Best Paper Award in ISQED 2013. His research interests include design automation of VLSI, design optimization of digital VLSI systems and embedded

systems.