

This is the peer reviewed version of the following article: Yuan, S., Yang, Z., Xie, C., Yan, F., Dai, J., Lau, S. P., ... & Hao, J. (2016). Ferroelectric - driven performance enhancement of graphene field - effect transistors based on vertical tunneling heterostructures. *Advanced Materials*, 28(45), 10048-10054, which has been published in final form at <https://doi.org/10.1002/adma.201601489>. This article may be used for non-commercial purposes in accordance with Wiley Terms and Conditions for Use of Self-Archived Versions. This article may not be enhanced, enriched or otherwise transformed into a derivative work, without express permission from Wiley or by statutory rights under applicable legislation. Copyright notices must not be removed, obscured or modified. The article must be linked to Wiley's version of record on Wiley Online Library and any embedding, framing or otherwise making available the article or pages thereof by third parties from platforms, services and websites other than Wiley Online Library must be prohibited.

Ferroelectric-driven performance enhancement of graphene field-effect transistor based on vertical tunnelling heterostructures

Shuoguo Yuan¹, Zhibin Yang^{1,2}, Chao Xie¹, Feng Yan¹, Jiyan Dai¹, Shu Ping Lau¹, Helen L.W. Chan¹ and Jianhua Hao^{1,2}*

S. G. Yuan, Z. B. Yang, Dr. C. Xie, Prof. F. Yan, Prof. J. Y. Dai, Prof. S. P. Lau, Prof. H. L.W. Chan, Prof. J. H. Hao,

¹Department of Applied Physics, The Hong Kong Polytechnic University, Kowloon, Hong Kong, P. R. China.

²The Hong Kong Polytechnic University Shenzhen Research Institute, Shenzhen 518057, China.

*Email: jh.hao@polyu.edu.hk.

1
2 The shrinking of the geometrical dimensions of current semiconductor devices has required
3
4 the adoption of new materials and new device geometries.^[1-4] Graphene-based field-effect
5
6 transistor (GFET) has been among the breakthrough results of nanoscale electronic devices in
7
8 the last decade. The first prototype GFET made by integrating graphene with silicon was
9
10 reported by Novoselov *et al.*^[5]. However, a fundamental problem of GFET is that the device
11
12 remains conducting even when switched off, ascribed to the absence of an energy gap in
13
14 graphene. Hence, an obstacle to application for all types of developed planar GFETs is their
15
16 quite low current on/off ratio.^[6,7] Recently, Manchester's group proposed a new conceptual
17
18 GFET, namely vertical graphene heterostructure FET (VGHFET).^[8] The room-temperature
19
20 I_{on}/I_{off} ratio of the VGHFETs can reach ~ 50 or close to 10^4 with a tunnel barrier of hBN or
21
22 MoS₂, respectively. In this architecture, electrons are capable of tunnelling from one layer of
23
24 graphene to another through the atomically thin barrier layer. Such a groundbreaking work
25
26 has fueled the research on searching various types of architectures, either vertical structure^[9-16]
27
28 or hybrid planar and vertical structures with Schottky barrier,^[17-19] leading to the continuous
29
30 improvement in GFET performance in the past few years. To date, the highest record of
31
32 current on/off ratio is about 10^6 in all types of GFET,^[9,15] and further improvement of device
33
34 performance is highly desirable for practical application.
35
36
37
38
39
40
41
42
43

44 Here we propose a VGHFET using ultrathin ferroelectric film as a tunnel barrier. This
45
46 work is inspired by another field of ferroelectric tunnel junction (FTJ)^[20] and interfacing
47
48 carbon device materials with ferroelectrics for novel electronic applications.^[21-23] It is known
49
50 that a tunnel junction is basically composed of a nanometer-thick barrier layer sandwiched by
51
52 two electrodes. Differing from conventional tunnel junctions, the tunnelling barrier height in
53
54 FTJ can be modulated by spontaneous polarization according to the theoretical predication.^[24]
55
56 Maksymovych *et al.* provided an experimental evidence to present a highly reproducible
57
58 control of local electron transport through an ultrathin film of ferroelectric oxide, and the
59
60
61
62
63
64
65

1 tunnelling current shows amplification upon ferroelectric switching.^[25] This mechanism has
2 led to an electrical switching of tunnelling resistance, experimentally further verified by
3 Garcia *et al.* and other groups.^[26-30] Unfortunately, there has been no attempt to couple FTJ to
4 GFET and therefore it is unknown to what new functionality can bring to the transistor. In this
5 work, we have developed a novel FET with the complementary heterostructure possessing the
6 features of both FTJ and VGHFET where conventional tunnel barrier of insulator or
7 semiconductor is replaced with ultrathin ferroelectric film. This idea is implemented in the
8 FET based on a multilayer structure composed of Au/BFO/graphene on an oxidized Si wafer
9 in this work. The BFO was selected for the ferroelectric barrier due to its small energy
10 bandgap and good polarization. Most importantly, through ferroelectric switching from the
11 BFO ultrathin film, we firstly realize ultrahigh current on/off ratio of the FET, which is
12 superior to those related devices, including all types of GFETs and FTJs ever reported so far.
13 Such a tunnel device also inherently provides an opportunity to overcome the intrinsic limit of
14 subthreshold swing (SS) for conventional metal-oxide-semiconductor FET (MOSFET).
15 Taking advantage of the significantly enhanced current on/off ratio with small SS, the gate
16 modulation ability of GFETs will become stronger, and the power consumption will become
17 lower.

18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41 **Figure 1a** presents schematic structure of our proposed FET based on vertical graphene-
42 ferroelectric tunnelling heterostructure (VGFTH). For simplicity, we consider the tunnel
43 barrier for electrons and suppose that the initial electronic potential barrier with no bias has
44 rectangular shape. The key operation principle of the VGHFET is related to the changes in the
45 density of states (DoS) and Fermi energy (E_F) level of graphene, as well as effective barrier
46 height of the tunnel barrier adjacent to the bottom graphene layer (G_{rB}) when varying gate
47 voltage (V_g) between Si substrate and G_{rB} . The use of graphene in the device is essential
48 because this exploits low DoS of graphene, leading to large variation in E_F under a given
49 change in V_g .^[8] The sign of the Fermi level shift is determined by the polarity of V_g . For
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65

1 comparison, the band diagram corresponding to the case of no V_g and drain voltage (V_d) across
 2 the barrier of ferroelectric (FE) between Au and Gr_B is shown in Figure 1b. As illustrated
 3 schematically in Figure 1c, a negative V_g shifts E_F in Gr_B downwards, resulting in an increase
 4 in the barrier height from ϕ_{10} to ϕ_{1+} , which represents the OFF state of the FET and then the
 5 current in this state is notated as I_{off} . In this scenario, the electronic potential profile of FE
 6 mainly depends on the direction of ferroelectric polarization (P). When increasing V_d in
 7 excess of the coercive voltage (V_c) of FE, the asymmetry of the electronic potential profile of
 8 FE will be reversed upon P reversal,^[20] which may cause a shift in the potential barrier height
 9 (Figure 1d). However, such a small variation is almost negligible to the overall barrier height
 10 as the original barrier height (ϕ_{1+}) is large enough and therefore I_{off} remains little change after
 11 P switching. In contrast with the OFF state, a positive V_g shifts E_F upwards, resulting in a
 12 reduction in the barrier height from ϕ_{10} to ϕ_{2+} , which represents the ON state of the FET and
 13 the current in this state is notated as I_{on} (Figure 1e). Importantly, the unique principle of our
 14 proposed VGFTH-based FET relies on the tunability of FE in the FTJ side (Au/FE/Gr_B)^[20] as
 15 well apart from the gate control used in conventional VGHFET. When increasing V_d in excess
 16 of V_c under forward bias of V_g , P switching will occur (Figure 1f), attributed to the domain
 17 behaviour in FE (Figure 1g). In this case, the overall barrier height can be further decreased
 18 by extra $L'\phi_B$ defined as the difference in the barrier height before and after P switching.
 19 Since the original barrier height of ϕ_{2+} before P switching is quite low in Figure 1e, such an
 20 additional reduction of $L'\phi_B$ will make an appreciable effect on the overall barrier height,
 21 leading to a great enhancement in I_{on} . Consequently, the action of FTJ complementing to
 22 conventional VGHFET in the proposed VGFTH-based FET is capable of giving rise to a
 23 remarkable I_{on}/I_{off} ratio and significant improvement in GFET performance in principle.
 24 Moreover, compared to conventional GFETs, the novel heterostructure device may possess
 25 more features from the graphene/FE layered structure.

1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65

Figure 2a shows schematic diagrams of our VGFTH-based FET. The detailed fabrication process of the proof-of-concept FET is illustrated in Supplementary Figure S1. Compared to the previously reported VGHFETs with exfoliated flake barriers,^[8-10] it should be pointed out that multi-device layout as shown in Figure 2b might be more readily implemented when considering the use of thin-film barrier by physical vapour deposition compatible with state-of-art microfabrication technology. Hence, our work shows the potential of making GFET-based logic circuits on the wafer scale. The Raman characteristics of graphene transferred onto SiO₂/Si substrate before and after growing BFO film are shown in Figure 2c. The intensity is observed to be approximately twice as high for the 2D peak at 2700 cm⁻¹ as for the G peak at 1580 cm⁻¹. The full-width half-maximum of 2D peak is less than 30 cm⁻¹. A D defect peak was seen from the graphene after depositing BFO, probably arisen from highly energetic growth process of pulsed laser deposited (PLD). The Raman spectra indicate that the graphene is still monolayer after BFO deposition. In order to ensure that the quality of graphene is maintained after BFO deposition, the mobility of graphene after BFO deposition was measured (Supplementary Figure S2), which was found to be only slightly decreased compared to that of graphene before growing BFO. The results suggest that the graphene after BFO deposition can satisfy the need of further device application in this work. Supplementary Figure S3 also illustrates atomic force microscopy (AFM) image of the polycrystalline BFO film deposited on graphene.

Figure 3a and **3b** show the output and transfer characteristics of the fabricated VGFTH-based FET with Au/BFO(10 nm)/monolayer graphene/SiO₂(300 nm)/Si structure, respectively. We found that the direction of the measured current is along with the bias voltage across drain and source. In order to illustrate the positive value of the drain current used for view in the graphs, the drain voltage of V_d is shown here as the same direction of the carrier drift current between source and drain. In Figure 3a, the asymmetric curves of drain current (I_d) as a function of V_d are evident for the V_g ranging from -30 V to 30 V. As expected from the above

1 operation principle, the variation of I_d is as a result of the changes in tunnel barrier height
2 modulated by V_g (Figure 3b). It is noted that the VGFTH-based FET has an obvious gate
3 modulation under negative V_g , while the FET yields negligible gate modulation under positive
4 V_g . According to the highly asymmetric behaviours, we could conclude that the carrier type of
5 tunnelling is hole. Similar to the first VGHFET, such an observation may be due to the
6 mechanism that the barrier height is lower for holes than for electrons.^[8] Another reason
7 responsible for the asymmetry of the charge transport might be associated with p-type
8 graphene. It is common for graphene to show p-type behaviour in an ambient condition due to
9 the presence of water adsorbates.^[7] The band diagram of graphene-BFO is presented in Figure
10 3c, and the detailed description of band alignment can be seen in the Supplementary text after
11 Figure S3. Compared to the reported VGHFET using conventional insulator barrier with large
12 bandgap,^[8] the new architecture using the BFO barrier layer with small bandgap of $E_g = 2.2$
13 eV shows an improved result as shown in Figure 3b. In particular, when V_g was swept
14 between -30 V and 30 V at $V_d = 1$ V, the FET yields a switching ratio of about 10^6 from the
15 transfer characteristic (I_d - V_g) of the device. Notably, such a magnitude of I_{on}/I_{off} has already
16 been comparable to the highest current switching ratio obtained in GFETs.^[9,15] The $\log(I_d)$
17 versus V_g plot is presented in the inset of Figure 3b for subsequent comparison. Consequently,
18 the appropriate choice of tunnel barrier is mainly responsible for achieving the high I_{on}/I_{off}
19 here.

20 As depicted in the proposed device principle (Figure 1), the upper structure of
21 Au/BFO/Gr_B can be considered as a novel type of FTJ. To verify the hypothesis, the
22 characteristic of I_d as a function of V_d was measured when V_g was set to 0 V. As shown in
23 **Figure 4a**, an abrupt current jump is apparent at a positive V_d of about 3.8 V while little
24 change is evident in the side of negative V_d . Piezoresponse force microscopy (PFM) is a tool
25 to demonstrate the existence of a switchable ferroelectric polarization. Figure 4b shows the
26 out-of-plane local hysteretic loops of PFM phase and amplitude recorded from our sample.

1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65

Note that the phase difference between the two polarization states is 180° and the minima in the amplitude loop coincides with the switching voltages in the phase signal, implying a ferroelectric nature of the BFO ultrathin barrier used in the device. Figure 4c shows the out-of-plane PFM phase image of BFO. The 180° phase contrast reveals that the polarization is anti-parallel in the two domains, indicating the existence of a switchable polarization in the tunnel barrier. The observed effects are highly reproducibly and stable, ruling out other possible origins involved, such as charging effect. More results for the out-of-plane PFM amplitude and phase images of BFO are shown in Supplementary Figure S4. It is noticeable that the bias voltage at the abrupt current jump as shown in Figure 4a is directly correlated to the coercive voltage (V_c), which is located within the range of ferroelectric polarization switching (Figure 4b). The obtained I_d - V_d profile exhibiting a hysteresis with abrupt switching is similar to the previously observed electron transport through ferroelectric $\text{Pb}(\text{Zr}_{0.2}\text{Ti}_{0.8})\text{O}_3$ ultrathin layer.^[25] Hence, the large amplification of tunnelling current can be achieved via ferroelectric polarization switching. It is worth mentioning that the transport mechanism responsible for the observed phenomenon distinguishes other kinds of ferroelectric resistance switching, including switching diode typically using thick films.^[31] Compared to the use of ultrathin barrier layer, the tunnelling hysteresis characteristic and abrupt current jump of the heterostructure with a thicker BFO (e.g., 30 nm) are not evident, further indicating the tunnelling transport mechanism in our device (Supplementary Figure S5). Very recently, Lu *et al.* reported to employ graphene as electrodes for FTJs composed of graphene/ BaTiO_3 / $(\text{La,Sr})\text{MnO}_3$, allowing one to control the interface properties and then enhance the performance of FTJ with on/off ratio of 6000^[29]. It is known that FTJ is the type of two-terminal device, while our work is based on three-terminal device combining both GFET and FTJ. When considering the aforementioned operation principle, the complementary heterostructure of our device is capable of offering more freedom to control the transport characteristics of the device, resulting in higher device's performance. As expected, we found

1 that the performance of the device was greatly enhanced by coupling the ferroelectric
 2 switching effect of the novel FTJ to the GFET. As shown in Figure 4d, it is evident that the
 3 current on/off ratio of the device increases by nearly two orders of magnitude up to about
 4 7×10^7 compared to the result shown in Figure 3b, when varying bias V_d from 1 V to the
 5 voltage $V_d = 4$ V which is beyond V_c . As far as we know, such a remarkable current on/off
 6 ratio is the highest found in the literature references for all types of GFETs,^[9,15] and also
 7 comparable to conventional Si-based FETs.^[11] Apart from I_{on}/I_{off} ratio, the subthreshold swing
 8 $SS = dV_g/d(\log I_{ds})$ is another key performance parameter significant affecting the leakage
 9 power for FETs. From Figure 4d, the calculated SS of the device is estimated by fitting
 10 several data points, resulting in the value of 45 mV/decade. Note that the estimated SS value
 11 overcomes the intrinsic limit of 60 mV/decade for conventional metal-oxide-semiconductor
 12 FET (MOSFET). Such a low SS can be attributed to the tunnelling transport mechanism.^[9]
 13 Interestingly, the current hysteresis loop of the FET was observed in Figure 4d, which might
 14 be originated from the charge trapping on ferroelectric surfaces.^[7] It was reported that
 15 ferroelectric polarization stability and retention are strongly affected by charged atoms of
 16 molecular layer at the graphene/ferroelectric interface,^[29] and hysteresis characteristic could
 17 be arisen from the screening of the polarization by traps between the graphene/ferroelectric
 18 interface. At any rate, the FET device presents two pronounced I_d states with the ratio of more
 19 than 20 at $V_g = 0$, showing the promise of non-volatile memory functionality.

20 As schematically illustrated in Figure 1, the performance enhancement of the device is
 21 mainly due to the tunability of barrier height by $\Lambda\chi I_B$ via polarization switching. In order to
 22 gain an in-depth understanding of the transport mechanism, we performed theoretical
 23 modelling and simulation studies on the novel heterostructure. $\Lambda\chi I_B$ can be expressed by

$$\Lambda\chi I_B = \frac{e}{\tau_1} \left[\frac{1}{s} \right],^{[25]} \text{ where } l_1, l_2 \text{ and } s \text{ are the width of dielectric gap, dielectric constant and}$$

24 surface charge density, respectively. $\Lambda\chi I_B$ is calculated to be about 0.1 eV, and the reduction

1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65

in the barrier height is mainly responsible for the enhanced current on/off ratio. In order to shed light on the mechanism of transport through the barrier sandwiched by the two electrodes, the I_d - V_d curves at gate voltage $V_g = 0$ V was simulated based on Fowler-Nordheim (FN) tunnelling model.^[25] Supplementary Figure S6 shows the comparison of experimental and simulation results. It suggests that our measured result can match the FN tunnelling model well, which coincides with the earlier comparison reports.^[8,25] Therefore, this finding suggests that the mechanism of FN tunnelling through a triangular potential barrier provides a realistic explanation for understanding the observed carrier transport through BFO between graphene and Au.

22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65

In summary, an unexplored type of VGHFET with ultrathin ferroelectric film as a tunnel barrier has been developed. This is fundamentally different from the existing planar graphene-ferroelectric FETs.^[7] With the unique ferroelectric switching resulting in large amplification of tunnelling current, we have demonstrated a highest room-temperature current on/off ratio of 7×10^7 ever reported for all types of GFETs. Moreover, the fabricated FETs with the complementary structures possess low SS of 45 mV/decade, wafer-scale barrier, non-volatile memory and tunable transport characteristics. The new family of atomic-scale heterostructures in this study will provide a platform with more degrees of freedom to investigate the underlying mechanisms of tunnelling phenomena. For instance, the heterostructure incorporated with multiferroic BFO in this work may allow the multiferroic control of transport to produce high performance nanoscale memory and spintronic devices with multi-mode and multi-level. Moreover, graphene-based vertical heterostructures exhibit great potential for ultra-broadband and high-speed optoelectronic device^[32] and light emitting diodes.^[33] Therefore, the studied heterostructure in this work is an appealing atomic-scale assembly which could be interestingly extended from FET electronics to optoelectronics. Consequently, our work opens up the possibility to create various multifunctional nanoscale devices by engineering ferroelectric tunnel layer with two-dimensional layer building blocks.

Experimental Section

The graphene films synthesized on copper foils by chemical vapor deposition (CVD) were transferred onto SiO₂/Si substrates using a standard wet transfer process. The ultrathin BFO films with the thickness of 10 nm were grown on the transferred graphene by PLD. The monolayer graphene transferred on SiO₂/Si substrate was characterized by Raman spectroscopy (Horiba, HR800) using a laser excitation source with the wavelength of 488 nm and the spot size of 1 μm. AFM (Bruker Multimode 8) was employed to determine the surface topography and the thickness of BFO film. The PFM tests were performed to measure local ferroelectric hysteresis loops and acquire polarization images using a scanning probe microscope (Asylum Research MFP-3D). The *I-V* curves of the VGHFTH-based FETs were measured by a semiconductor analyzer (Agilent 4156C) at room temperature to characterize the transport characteristics of the FETs.

Supporting Information

Supporting Information is available from the Wiley Online Library or from the author.

Acknowledgements

The research was supported by the grants from Research Grants Council of Hong Kong (GRF No. PolyU 153031/15P), National Natural Science Foundation of China (Grant No. 51272218), PolyU Internal Grants (1-ZE14 and 1-ZVGH), and HKU/PolyU, HKUST Collaborative Research Fund (CRF No. HKU9/CRF/13G, PolyU Grant No. E-RD50). The authors would like to thank Dr. J. Yao from Asylum Research-Oxford Instrument (Shanghai) for his assistance in PFM measurements. The PolyU University Research Facility in Materials Characterization and Device Fabrication is acknowledged for providing technical support.




Figure 1. Schematic of energy band and operation principle of VGHFET with the tunnel barrier of ferroelectric (FE) and bottom graphene layer (Gr_B). For simplicity, the tunnel barrier for electrons is considered in the diagrams. (a) Schematic structure of device. (b) Energy band diagram when $V_g = 0$ and $V_d = 0$. (c) When $V_g < 0$ and $V_d < V_c$ (coercive voltage of FE), V_g shifts E_F in Gr_B downwards, resulting in an increase in effective barrier height, which represents the OFF state. (d) When $V_g < 0$ and $V_d > V_c$, the overall potential barrier is slightly shifted (blue line: before P switching; magenta line: after P switching), leading to little change I_{off} because of sufficiently large $\langle I_{1+} \rangle$. (e) When $V_g > 0$ and $V_d < V_c$, V_g shifts E_F upwards, resulting in a decrease in effective barrier height, which represents the ON state. (f) When $V_g > 0$ and $V_d > V_c$, the overall barrier is further decreased by $L' < l_B$ (blue line: before P switching; magenta line: after P switching), leading to a great enhancement in I_{on} because of quite small $\langle I_{2+} \rangle$. (g) Schematic illustration of domain behavior upon P switching.




Figure 2. FET based on VGFTH heterostructure. (a) Schematic device structure of the FET based on a multilayer structure composed of Au/BFO/graphene on an oxidized Si wafer. (b) Optical micrograph of the fabricated device showing multi-device layout (top view). (c) Raman spectra of monolayer graphene transferred on SiO₂/Si substrate before (upper) and after (lower) ferroelectric BFO deposition.

1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65




Figure 3. Transport characteristics of VGFTH-based FET. (a) I_d - V_d characteristics of the device for different V_g . (b) I_d - V_g characteristics of the device when the bias voltage across source and drain $V_d = 1\text{ V}$. The inset shows the plot in semi-logarithmic scale. (c) Energy band diagram of graphene-BFO.

References

- [1] G. Fiori, F. Bonaccorso, G. Iannaccone, T. Palacios, D. Neumaier, A. Seabaugh, S. K. Banerjee, L. Colombo, *Nat. Nanotechnol.* **2014**, *9*, 768-779.
- [2] K. S. Novoselov, V. I. Fal'ko, L. Colombo, P. R. Gellert, M. G. Schwab, K. Kim, *Nature* **2012**, *490*, 192-200.
- [3] A. Zurutuza, C. Marinelli, *Nat. Nanotechnol.* **2014**, *9*, 730-734.
- [4] F. Schwierz, *Nat. Nanotechnol.* **2010**, *5*, 487-496.
- [5] K. S. Novoselov, A. K. Geim, S. V. Morozov, D. Jiang, Y. Zhang, S. V. Dubonos, I. V. Grigorieva, A. A. Firsov, *Science* **2004**, *306*, 666-669.
- [6] Y. Lin, A. Valdes-Garcia, S. Han, D. B. Farmer, I. Meric, Y. Sun, Y. Wu, C. Dimitrakopoulos, A. Grill, P. Avouris, K. A. Jenkins, *Science* **2011**, *332*, 1294-1297.
- [7] W. J. Jie, J. H. Hao, *Nanoscale* **2014**, *6*, 6346-6362.
- [8] L. Britnell, R. V. Gorbachev, R. Jalil, B. D. Belle, F. Schedin, A. Mishchenko, T. Georgiou, M. I. Katsnelson, L. Eaves, S. V. Morozov, N. M. R. Peres, J. Leist, A. K. Geim, K. S. Novoselov, L. A. Ponomarenko, *Science* **2012**, *335*, 947-950.
- [9] T. Georgiou, R. Jalil, B. D. Belle, L. Britnell, R. V. Gorbachev, S. V. Morozov, Y. Kim, A. Gholinia, S. J. Haigh, O. Makarovskiy, L. Eaves, L. A. Ponomarenko, A. K. Geim, K. S. Novoselov, A. Mishchenko, *Nat. Nanotechnol.* **2013**, *8*, 100-103.
- [10] W. J. Yu, Z. Li, H. Zhou, Y. Chen, Y. Wang, Y. Huang, X. Duan, *Nat. Mater.* **2013**, *12*, 246-252.
- [11] Y. Liu, J. Sheng, H. Wu, Q. He, H. Cheng, M. I. Shakir, Y. Huang, X. Duan, *Adv. Mater.* **2016**, *28*, 4120-4125.
- [12] J. Kang, D. Jariwala, C. R. Ryder, S. A. Wells, Y. Choi, E. Hwang, J. H. Cho, T. J. Marks, M. C. Hersam, *Nano Lett.* **2016**, *16*, 2580-2585.
- [13] Y. Liu, H. Zhou, R. Cheng, W. Yu, Y. Huang, X. Duan, *Nano Lett.* **2014**, *14*, 1413-1418.
- [14] C. Zeng, E. B. Song, M. Wang, S. Lee, C. M. Torres, Jr., J. Tang, B. H. Weiller, K. L. Wang, *Nano Lett.* **2013**, *13*, 2370-2375.
- [15] M. G. Lemaitre, E. P. Donoghue, M. A. McCarthy, B. Liu, S. Tongay, B. Gila, P. Kumar, R. K. Singh, B. R. Appleton, A. G. Rinzler, *ACS Nano* **2012**, *6*, 9095-9102.
- [16] H. Hlaing, C. Kim, F. Carta, C. Nam, R. A. Barton, N. Petrone, J. Hone, I. Kymissis, *Nano Lett.* **2015**, *15*, 69-74.
- [17] H. Yang, J. Heo, S. Park, H. J. Song, D. H. Seo, K. Byun, P. Kim, I. Yoo, H. Chung, K. Kim, *Science* **2012**, *336*, 1140-1143.
- [18] J. Kunc, Y. Hu, J. Palmer, Z. Guo, J. Hankinson, S. H. Gamal, C. Berger, W. A. de Heer,

- Nano Lett.* **2014**, *14*, 5170-5175.
- [19] H. Cheng, G. Wang, D. Li, Q. He, A. Yin, Y. Liu, H. Wu, M. Ding, Y. Huang, X. Duan, *Nano Lett.* **2016**, *16*, 367-373.
- [20] V. Garcia, M. Bibes, *Nat. Commun.* **2014**, *5*, 4289.
- [21] C. Baeumer, D. Saldana-Greco, J. M. P. Martirez, A. M. Rappe, M. Shim, L. W. Martin, *Nat. Commun.* **2015**, *6*, 6136.
- [22] X. Hong, A. Posadas, K. Zou, C. H. Ahn, J. Zhu, *Phys. Rev. Lett.* **2009**, *102*, 136808.
- [23] M. H. Yusuf, B. Nielsen, M. Dawber, X. Du, *Nano Lett.* **2014**, *14*, 5437-5444.
- [24] E. Y. Tsymbal, H. Kohlstedt, *Science* **2006**, *313*, 181-183.
- [25] P. Maksymovych, S. Jesse, P. Yu, R. Ramesh, A. P. Baddorf, S. V. Kalinin, *Science* **2009**, *324*, 1421-1425.
- [26] V. Garcia, S. Fusil, K. Bouzehouane, S. Enouz-Vedrenne, N. D. Mathur, A. Barthélémy, M. Bibes, *Nature* **2009**, *460*, 81-84.
- [27] Z. Wen, C. Li, D. Wu, A. Li, N. Ming, *Nat. Mater.* **2013**, *12*, 617-621.
- [28] R. Soni, A. Petraru, P. Meuffels, O. Vavra, M. Ziegler, S. K. Kim, D. S. Jeong, N. A. Pertsev, H. Kohlstedt, *Nat. Commun.* **2014**, *5*, 5414.
- [29] H. Lu, A. Lipatov, S. Ryu, D. J. Kim, H. Lee, M. Y. Zhuravlev, C. B. Eom, E. Y. Tsymbal, A. Sinitskii, A. Gruverman, *Nat. Commun.* **2014**, *5*, 5518.
- [30] Y. W. Yin, J. D. Burton, Y-M. Kim, A. Y. Borisevich, S. J. Pennycook, S. M. Yang, T. W. Noh, A. Gruverman, X. G. Li, E. Y. Tsymbal, Q. Li, *Nat. Mater.* **2013**, *12*, 397-402.
- [31] A. Q. Jiang, C. Wang, K. J. Jin, X. B. Liu, J. F. Scott, C. S. Hwang, T. A. Tang, H. B. Lu, G. Z. Yang, *Adv. Mater.* **2011**, *23*, 1277-1281.
- [32] C. Liu, Y. Chang, T. B. Norris, Z. Zhong, *Nat. Nanotechnol.* **2014**, *9*, 273-278.
- [33] F. Withers, O. D. Pozo-Zamudio, A. Mishchenko, A. P. Rooney, A. Gholinia, K. Watanabe, T. Taniguchi, S. J. Haigh, A. K. Geim, A. I. Tartakovskii, K. S. Novoselov, *Nat. Mater.* **2015**, *14*, 301-306.

1
2 **The table of contents**


3
4 We develop vertical graphene heterostructure field-effect transistor (VGHFET) using ultrathin
5 ferroelectric film as a tunnel barrier. The heterostructure is capable of providing new degrees
6 of tunability and functionality via coupling between ferroelectricity and tunnel current of
7 VGHFET, which results in high performance device. The results pave the way for developing
8 novel atomic-scale two-dimensional heterostructures and devices.
9
10
11
12
13
14
15
16

17
18 **Keyword:** Graphene; Ferroelectric thin-films; Field-Effect Transistors; Two-dimensional
19 materials; Pulsed laser deposition
20
21

22
23 **Shuoguo Yuan, Zhibin Yang, Chao Xie, Feng Yan, Jiyan Dai, Shu Ping Lau, Helen L.W.**
24 **Chan, and Jianhua Hao***
25
26

27 **Ferroelectric-driven performance enhancement of graphene field-effect transistor based on**
28 **vertical tunnelling heterostructures**
29
30

31 **ToC figure:**
32
33
34
35
36
37



1
2 Supporting Information should be included here (for submission only; for publication, please
3
4 provide Supporting Information as a separate PDF file).
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65