FABRICATION OF PIEZOELECTRIC SINGLE CRYSTALLINE THIN LAYER ON SILICON WAFER

Inventors: Jue Peng, Hong Kong (CN); Chen Chao, Hong Kong (CN); Ji-yan Dai, Hong Kong (CN); Helen L. W. Chan, Hong Kong (CN)

Assignee: The Hong Kong Polytechnic University, Hung Hoon, Kowloon (HK)

Notice: Subject to any disclaimer, the term of this patent is extended or adjusted under 35 U.S.C. 154(b) by 995 days.

Appl. No.: 11/892,313
Filed: Aug. 22, 2007

Prior Publication Data

Int. Cl. H01L 29/84 (2006.01)
U.S. Cl. USPC .................. 257/416; 257/E27.006; 438/50
Field of Classification Search

See application file for complete search history.

ABSTRACT
The present invention relates to a method of fabricating a piezoelectric device through micro-machining piezoelectric-on-silicon wafer. The wafers are constructed so that piezoelectric layer is a single wafer having a thin layer from 5 to 50 μm.

2 Claims, 5 Drawing Sheets
FIG. 1

Preparing Si Wafer

Preparing Piezoelectric Wafer

Deposit Electrode on a Surface of the Piezoelectric Wafer

Bonding Si / Piezoelectric Wafers

Wet Chemical Thinning with 10 HCl : 10H₂O : 1 HF Formulation

Grinding

Polishing

Deposit Electrode and Spin-Coat Photoresist on Second Surface of Piezoelectric Wafer and Pattern the Resist Layer by Standard Lithography to Form Etching Mask

Wet Chemical Etching to Form Pattern
FIG. 4

FIG. 5
FIG. 7
FABRICATION OF PIEZOELECTRIC SINGLE CRYSTALLINE THIN LAYER ON SILICON WAFER

BACKGROUND

Clinical applications of ultrasonic imaging are expanding as the operating frequency increases. Some new applications require frequencies higher than 30 MHz emerge, such as ophthalmological and dermatological imaging, as well as intravascular imaging with probes mounted on catheter tips. High frequency ultrasonic transducer (HFUT) has thus been a growing research area in recent years. With the operating frequency increasing, however, conventional transducer machining techniques are facing more and more difficulties in handling the miniaturized element and inter-element dimensions. Piezoelectric micromachined ultrasonic transducers (pMUTs) have thus been investigated as a promising new approach. By employing the well-established MEMS technologies, pMUTs offer advantages such as size miniaturization, parallel processing, batch production with high precision, repeatability and yield, and low cost and possible realization of complete systems-on-a-chip.

Most of the piezoelectric MEMS devices reported are using piezoelectric PZT ceramic films, ZnO films, or PVDF films as the functional materials. The relaxor-based piezoelectric single crystal (1-x)Pb(Mg₁₋ₓNbₓ)O₃-xPbTiO₃ (PMN-PT), although possessing extraordinary piezoelectric properties, are rarely reported being used for this purpose because it is difficult to grow single crystalline PMN-PT thick films directly on silicon wafers.

It is an object of the present invention to combine a piezoelectric wafer and a silicon wafer through bonding and thinning the piezoelectric wafer.

DESCRIPTION

The present invention proposes fabrication methods to combine a piezoelectric wafer and a silicon wafer through bonding, and thinning the piezoelectric wafer via a hybrid thinning method.

These and other features, aspects, and advantages of the apparatus and methods of the present invention will become better understood from the following description, appended claims, and accompanying drawings where:

FIG. 1 shows an embodiment of fabricating a piezoelectric device.

FIG. 2 shows an embodiment of the piezoelectric-on-silicon wafer fabricated in accordance with the present invention.

FIG. 3 shows a hysteresis loop as measured by analyzing a piezoelectric-on-silicon wafer of the present invention.

FIG. 4 shows the piezoelectric-on-silicon wafer as applied to the piezoelectric device.

FIG. 5 shows the piezoelectric-on-silicon wafer as applied to the piezoelectric device.

FIG. 6(a) and (b) show ultrasonic pulse-echo measurement measured from the present piezoelectric device.

FIG. 7 shows graphs of simulated pulse echo response, frequency spectrum, and band width, as calculated by piezoCAD software, for the present piezoelectric device.

The following description of certain exemplary embodiments(s) is merely exemplary in nature and is in no way intended to limit the invention, its application, or uses.
A 430 μm thick silicon wafer is bonded with a PMN-PT single crystal wafer of about 200 μm thick. To achieve lower process temperatures, spin-on M-Bond 610 adhesive (SPI Supplies Division Structure Probe, Inc.) was used for the purpose. Before bonding the PMN-PT wafer is pre-coated with a metallic layer as a common bottom electrode. The two wafers are adhesively bonded at 175°C with light pressure for 2 hours. After mechanical grinding, polishing and wet chemical thinning with a 10HCL:10H2O:1HF, PMN-PT layers with thickness ranging from 5 to 50 μm, depending on processing parameters, can be achieved on the silicon substrate.

In order to characterize the dielectric and piezoelectric properties of the single crystalline PMN-PT thick thin layer, top electrodes with various dimensions are deposited on the sample surface by using Au/Cr sputtering and photolithographic patterning. The sample is then connected through a probe station to an Agilent 4294 impedance analyzer and TF analyzer 2000 (for hysteresis loop measurement). The P-E hysteresis loop of the sample is measured and shown in FIG. 3. The remnant polarization P_r(-30 μC/cm^2) of the 16-micron-thick PMN-PT thin layer is comparable to that of bulk 0.70PMN-0.30PT single crystal, whereas the coercive electric field E_c(-17.5 kV/cm) is much higher than that of bulk crystal (~2.4 kV/cm) at room temperature. This 'piezoelectric hardening' may be attributed to the strong substrate constraint. The thickness dependence of coercive field E_c of PMN-PT which thin layers will be discussed elsewhere. The dielectric permittivity of ε_sPhase at 1 KHz) is 1416, measured according to the IEEE standards.

Fabricating Piezoelectric MEMS Devices
A double-side polished silicon wafer (Si, N,SiO_2/Si/SiO_2) with 40-micron-thick PMN-PT single crystal layer is used for the fabrication. The Si, N,SiO_2 layer (200 nm) is serving as the etching mask during the backside silicon KOH isotropic etching of Si,N,SiO_2 is done by RIE using SF_6 and Ar gas to open up wet etching windows (2x2 mm^2). Through wafer silicon etching is then achieved by using KOH anisotropic etching until PMN-PT single crystal membranes (1.3x1.3 mm^2) are totally released. Cr/Au layers with 50 nm/150 nm thickness are then sputtered and patterned on the PMN-PT membranes as top electrodes (0.7x0.7 mm^2) by using a double-side aligner (OAI). The top electrode defines the effective part of the transducer. The backside of the wafer is then coated with epoxy resin mixed with tungsten powder and hollow glass micro beads. After baking at 100°C in vacuum for 2 hours, the epoxy resin composite fills into the silicon cavity uniformly and is hardened to form a backing material 405 whose acoustic impedance is about 6.23 Mrayls. The wafer is then diced into 5x5 mm^2 silicon dies. Each die carries a single element non-focused pMUT. Afterward, the silicon die is mounted on a small printed circuit board (PCB) and connected to a coaxial cable through wire bonding. The basic structure of the pMUT is schematically shown in FIG. 4.

The fabricated prototype pMUT is polarized under DC 140 volts for 15 minutes at room temperature. The electric characteristics are measured by an Agilent 4294A impedance analyzer. The electric impedance, |Z|, and phase angle are plotted versus frequency in FIG. 5. The resonant frequency (f_r) and the anti-resonance frequency (f_a) are approximately at 42 MHz and 50 MHz, respectively. The electromechanical coupling coefficient (k_t) is calculated as 58.2%, which is nearly equal to the value of bulk 0.70PMN-0.30PT single crystal. The electrical impedance is about 50 ohm at resonance, matching perfectly with the input impedance of the oscilloscope. Dielectric permittivity ε_sPhase at 1 kHz is found to be about 1446 at room temperature.

A pulser/receiver (Panametrics 5900PR) is used for ultrasonic pulse-echo measurement. A glass target is used as the reflector in a silicon oil tank at the standard measured distance. The received echo wave forms are displayed on an HP in finium oscilloscope (50 ohm coupling). A typical echo response of the pMUT is displayed in time domain and in frequency domain, as respectively shown in FIGS. 6(a) and (b). The echo wave form exhibited a noticeable long ring down due to the acoustic impedance mismatch between the PMN-PT thick film (32 Mrayls) and the silicon oil (1.0 Mrayls). The bandwidth at -6 dB was found to be about 25%. Further improvements shall include the deposition of an acoustic impedance matching layer on the front side of the wafer to increase the transducer sensitivity as well as to provide enough damping.

A Krimholtz-Leedom-Matthae (KLM) one dimensional equivalent circuit model simulation is also carried out by using PiezoCAD software (Version 3.0B for Windows, Sonic concepts, Wood-inville, Wash.). Graphs of simulated pulse echo response, frequency spectrum and bandwidth at (-6 dB about 28.6%) are calculated by the KLM model are shown in FIG. 7. The simulation results are in good agreement with actual experimental results.

Having described embodiments of the present system with reference to the accompanying drawings, it is to be understood that the present system is not limited to the precise embodiments, and that various changes and modifications may be effected therein by one having ordinary skill in the art without departing from the scope or spirit as defined in the appended claims.

In interpreting the appended claims, it should be understood that:

a) the word “comprising” does not exclude the presence of other elements or acts than those listed in the given claim;

b) the word “a” or “an” preceding an element does not exclude the presence of a plurality of such elements;

c) any reference signs in the claims do not limit their scope;

d) any of the disclosed devices or portions thereof may be combined together or separated into further portions unless specifically stated otherwise;

e) no specific sequence of acts or steps is intended to be required unless specifically indicated.

The invention claimed is:

1. A piezoelectric-on-silicon wafer comprising:
a) an etched top electrode and a bottom electrode;
b) a silicon base having Si,N,SiO_2/Si/SiO_2 in which Si,N is an outer layer;
c) a piezoelectric layer being made of a single crystal with a thickness of 5 to 50 μm positioned between the etched top electrode and the bottom electrode; and
d) an epoxy phenolic resin layer positioned between the silicon base and bottom electrode;

2. A piezoelectric-on-silicon wafer of claim 1, wherein said piezoelectric layer is one selected from the group consisting of Pb(Mg_(1/3)Nb_(2/3))O_3—PtTiO_3, Pb(Ni_1/3)Nb_2/3—PtTiO_3, Pb(Co_1/3)Nb_2/3—PtTiO_3, Pb(Zr_1/3)Nb_2/3—PtTiO_3, (Bi_5/7)Ni_1/2—TiO_3, and Pb(Si_1/3)Nb_2/3—PtTiO_3.