

Investigation of Ge nanocrystals in a metal-insulator-semiconductor structure with a HfO₂/SiO₂ stack as the tunnel dielectric

Shiye Wang

The Research Center of Semiconductor Functional Film Engineering Technology, State Key Laboratory of Functional Materials for Informatics, Shanghai Institute of Microsystem and Information Technology, Chinese Academy of Sciences, 865 Changning Road, Shanghai, 200050, China

Weili Liu^{a)}

The Research Center of Semiconductor Functional Film Engineering Technology, State Key Laboratory of Functional Materials for Informatics, Shanghai Institute of Microsystem and Information Technology, Chinese Academy of Sciences, 865 Changning Road, Shanghai, 200050, China and Department of Applied Physics, Materials Research Center, The Hong Kong Polytechnic University, Hung Hom, Hong Kong, China

Qing Wan

The Research Center of Semiconductor Functional Film Engineering Technology, State Key Laboratory of Functional Materials for Informatics, Shanghai Institute of Microsystem and Information Technology, Chinese Academy of Sciences, 865 Changning Road, Shanghai, 200050, China

J. Y. Dai and P. F. Lee

Department of Applied Physics, Materials Research Center, The Hong Kong Polytechnic University, Hung Hom, Hong Kong, China

Luo Suhua,^{a)} Qinwo Shen, Miao Zhang, Zhitang Song, and Chenglu Lin

The Research Center of Semiconductor Functional Film Engineering Technology, State Key Laboratory of Functional Materials for Informatics, Shanghai Institute of Microsystem and Information Technology, Chinese Academy of Sciences, 865 Changning Road, Shanghai, 200050, People's Republic of China

(Received 2 June 2004; accepted 10 January 2005; published online 8 March 2005)

A metal-insulator-semiconductor (MIS) structure containing a HfO₂ control gate, a Ge nanocrystal-embedded HfO₂ dielectric and a HfO₂/SiO₂ stack layer as tunnel oxide, was fabricated by an electron-beam evaporation method. High-resolution transmission electron microscopy study revealed that the HfO₂/SiO₂ stack layer minimized Ge penetration, leading to the formation of Ge nanocrystals that are self-aligned between the tunnel oxide and the capping HfO₂ layer. Influence of different annealing conditions on the formation and distribution of Ge nanocrystals was studied. Current–voltage (I – V) and capacitance–voltage (C – V) measurements revealed promising electrical characteristics of the MIS structure, and relatively high stored charge density of 10^{12} cm⁻² was achieved. © 2005 American Institute of Physics. [DOI: 10.1063/1.1864254]

Recently, much efforts have been made to improve the device performance of nanocrystal memory by replacing the SiO₂ with various dielectrics such as oxynitride,¹ Al₂O₃,^{2,3} ZrO₂,⁴ and SiN_x.^{5,6} King *et al.*⁷ demonstrated that a Ge nanocrystal memory device can be programmed at a relatively low voltage and high speed. In our previous work, electric characteristics, and the negative photoconductivity of Ge nanoclusters embedded in Al₂O₃ or in ZrO₂/Al₂O₃ gate dielectrics have been investigated.^{2,4} Considerable attention is now being paid to HfO₂^{8–10} as a gate dielectric due to its relatively high dielectric constant (high- k), large band-gap and proper band-offset. Results indicated that the use of high- k dielectric on Si as a tunnel layer offers a lower electron barrier height at the dielectric/Si interface and larger physical thickness, resulting in faster programming and longer retention than is found in a conventional SiO₂ tunnel layer.⁹ Unfortunately, interfacial oxides, silicates and silicides were often observed during film deposition or subsequent annealing,^{11–13} and thus strongly affect the memory device's performance and leads to unstable channel mobility and threshold voltage. Ng *et al.*¹⁴ reported earlier the penetration of Ge through the rapid thermal oxide layer into the

silicon substrate and consequently the absence of hysteresis in the capacitance–voltage (C – V) curves. By implementing a silicon nitride/HfO₂ stack as a tunnel dielectric, Ge penetration was suppressed and an excellent C – V hysteresis has been achieved. However, Ge nanocrystals were not uniform distributed and pronounced as illustrated by the transmission electron microscopy (TEM) images. In this letter, we report the implementation of the HfO₂/SiO₂ stack layer as a tunnel oxide and the formation of uniform Ge nanocrystals, thus improved charge-storage effects.

The HfO₂/HfO₂+Ge/HfO₂/SiO₂/Si structure was deposited by high vacuum electron-beam evaporation at room temperature on hydrofluoric acid treated p -type (100) silicon at room temperature. First, a SiO₂ film with a thickness of 4 nm was deposited on silicon substrate, and a 3 nm-thick HfO₂ film was deposited subsequently. The HfO₂/SiO₂ stack structure was used as tunneling oxide layer. A HfO₂+Ge (HfO₂:Ge=5:2) film with a thickness of 8 nm was codeposited on the HfO₂ film as a floating gate layer. Finally, the capping HfO₂ film with a thickness of 40 nm was deposited. After deposition, the samples were annealed at 600–800 °C for 30–45 min in N₂ ambient. Metal electrodes were formed by the evaporation of aluminum. As a comparative experiment, a single layer of HfO₂ was also used as tunnel oxide

^{a)}Electronic mail: rabbitlw@mail.sim.ac.cn




FIG. 1. Cross-sectional HRTEM images of the MIS structure with Ge nanocrystals embedded in HfO₂ dielectric with a HfO₂/SiO₂ stack tunnel layer annealed at 600 °C for 30 min (a), and annealed at 800 °C for 45 min (b); (c) with a HfO₂ tunnel layer only and annealed at 800 °C for 45 min.

for the floating gate structure. Ge nanocrystals and interfacial structures were investigated by high-resolution transmission electron microscopy (HRTEM), and the charge storage effect of the MIS structure was characterized by capacitance-voltage (*C-V*) and leakage current measurements.

Figure 1(a) shows the HRTEM image of the HfO₂/HfO₂+Ge/HfO₂/SiO₂/Si stack structure, which was annealed at 600 °C for 30 min. It can be seen that the interfaces between the Si/SiO₂ and SiO₂/HfO₂ are fairly sharp. Ge nanocrystals can also be identified in the image, even though the layer is somewhat continuous. After being annealed at 800 °C for 45 min, it is apparent, as shown in Fig. 1(b), that the self-aligned Ge nanocrystals with diameters of around 10 nm are much more pronounced compared to Fig. 1(a). It is worthy noting that all of the Ge nanocrystals are located between the HfO₂ tunnel layer and the capping layer.




FIG. 2. Leakage current characteristics of the MIS structures: (a) with a HfO₂/SiO₂ stack tunnel layer annealed at 600 °C for 30 min; (b) with a HfO₂/SiO₂ stack tunnel layer annealed at 800 °C for 45 min; (c) with a HfO₂ tunnel layer only and annealed at 800 °C for 45 min.

This result is similar to that of Si nanocrystals embedded in SiO₂ reported earlier by Ho and co-workers.¹⁵ We believe that the formation of Ge nanocrystals is a physical process containing nucleation and growth, so that an optimized annealing condition is essential for the formation of Ge nanocrystals with the proper size and density. We also believe that the size of nanocrystals can be controlled by varying the thickness of the HfO₂+Ge mixed layer.

Figure 1(c) is a HRTEM image showing the stack structure using a single 6-nm-thick HfO₂ tunnel layer, which was annealed at 800 °C for 45 min. Uniformly distributed and pronounced Ge nanocrystals with an average size of 6 nm can be clearly seen. However, during the high temperature annealing, a SiO₂ interfacial layer was also formed.

Figure 2 exhibits the *I-V* characteristics of different samples. As shown Fig. 2(a), the sample with the stack tunnel layer and annealed at 600 °C for 30 min shows the lowest leakage of current. However, the sample annealed at 800 °C for 45 min possesses a larger leakage of current, as shown in Fig. 2(b). The well-crystallized HfO₂ film, as illustrated in Fig. 1(b), may provide channels for the leakage of current. Nevertheless, the amorphous SiO₂ layer ensures the low leakage current. The leakage current of the sample with single HfO₂ tunnel oxide is relatively large, even with the presence of an amorphous layer of SiO₂ post-annealing formed. This may be due to the lack of oxygen in the formed SiO₂ layer (in fact it is SiO_{2-x}), that results in a higher leakage of current.

The charge-storage characteristic of the Ge nanocrystals was characterized by means of a high-frequency (1 MHz) *C-V* measurement of the MIS structure. It revealed that all of the samples possess counterclockwise hysteresis *C-V* loops. As a rough estimation, the width of the *C-V* hysteresis can be determined by the number of charges stored in the Ge nanocrystals. In Fig. 3(a), the maximum hysteresis width is obtained in the sample annealed at 600 °C for 30 min, suggesting maximum nanocrystal density. As the annealing temperature increases further to 800 °C, the hysteresis width (ΔV_{FB}) decreases, suggesting a decrease of nanocrystals density due to the agglomeration of Ge nanocrystals. This result is similar to that of the Ge nanocrystals embedded in SiO₂ as reported earlier by Kim *et al.*¹⁶ Another reason for the reduction of ΔV_{FB} may be attributed to the trapping of electrons or holes in the gate dielectrics and interfaces




FIG. 3. High-frequency (1 MHz) C - V characteristics of the MIS structures: (a) with a $\text{HfO}_2/\text{SiO}_2$ stack layer as tunnel oxide, and (b) with a HfO_2 tunnel layer only.

caused by high temperature annealing.⁵ The samples annealed at 600 °C for 30 min ($\Delta V_{\text{FB}}=0.98$ V and $C_{\text{ox}}=46.28$ pF) and at 800 °C for 45 min ($\Delta V_{\text{FB}}=0.34$ V and $C_{\text{ox}}=81.34$ pF) possess the stored charge densities of 2.3 and 3.3×10^{12} cm^{-2} , respectively, as calculated using the formula:¹⁷⁻¹⁹

$$N = C_{\text{ox}} \Delta V_{\text{FB}} / q t_{\text{ratio}}, \quad (1)$$

where C_{ox} is the oxide capacitance and ΔV_{FB} is the flat-band voltage shift. The factor, t_{ratio} is the thickness ratio of $(t_{\text{gateox}} + 0.5D_n)/t_{\text{total}}$. t_{gateox} , D_n , and t_{total} are the thickness of the cap gate oxide, the nanocrystal diameter and the total thickness of the MIS structure, respectively. Though the sample annealed at 600 °C for 30 min has the largest ΔV_{FB} , its small slope may be attributed to a significant amount of discharging that occurred concurrently with either the charging of holes or electrons,¹⁵ suggesting that it may have a poorer charge retention capability than the other samples. In fact, the continuous nature of the Ge nanocrystals in the sample annealed at 600 °C for 30 min should be responsible for charge loss through lateral paths.

The C - V characteristics of the sample with only a HfO_2 tunnel oxide layer is shown in Fig. 3(b). Though we can still observe the hysteresis in C - V curves ($\Delta V_{\text{FB}}=0.28$ V and $C_{\text{ox}}=67$ pF), there is an unexpected distortion in the curve

due to the poor quality of the SiO_2 tunnel oxide mentioned before. By formula (1), we can also approximately calculate the stored charge density in the sample, i.e., 1.48×10^{12} cm^{-2} , which revealed that the sample with a $\text{HfO}_2/\text{SiO}_2$ stack layer as tunnel oxide has a better capability to store charges.

In conclusion, we have fabricated the $\text{HfO}_2/\text{HfO}_2 + \text{Ge}/\text{HfO}_2/\text{SiO}_2/\text{Si}$ structure through high vacuum electron-beam evaporation at room temperature. It has been revealed that the $\text{HfO}_2/\text{SiO}_2$ stack tunnel layer minimizes the Ge penetration into the Si substrate and therefore, uniform and self-aligned Ge nanocrystals can be formed between the tunnel oxide and the capping HfO_2 layer, leading to an excellent charge storage capability and an extremely low leakage current. We have also shown that it is possible to control the size and the distribution of the Ge nanocrystals through proper annealing conditions.

This work described was supported by the National Natural Science Foundation of China (60201004), by Grants from the Shanghai Nanotechnology Promotion Center (0252nm084 and 0359nm004) and by an Internal Research Grant No. (G-YD55) from the Hong Kong Polytechnic University.

¹I. Kim, S. Han, H. Kim, J. Lee, B. Choi, S. Hwang, D. Ahn, and H. Shin, IEDM Tech. Dig, 111, (1998).

²Q. Wan, C. L. Lin, W. L. Liu, and T. H. Wang, Appl. Phys. Lett. **82**, 4078 (2003).

³A. Dutta, Y. Hayafune, and S. Oda, Jpn. J. Appl. Phys., Part 2 **39**, L855 (2000).

⁴Q. Wan, N. L. Zhang, W. L. Liu, and T. H. Wang, Appl. Phys. Lett. **83**, 138 (2003).

⁵C. L. Heng, W. W. Tjiu, and T. G. Finstad, Appl. Phys. A: Mater. Sci. Process. **78**, 1181 (2004).

⁶N.-M. Park, S.-H. Choi, and S.-J. Park, Appl. Phys. Lett. **81**, 1092 (2002).

⁷Y. C. King, T.-J. King, and C. Hu, IEEE Trans. Electron Devices **48**, 696 (2001).

⁸M. Copel and M. C. Reuter, Appl. Phys. Lett. **83**, 3398 (2003).

⁹J. J. Lee, X. Wang, W. Bai, N. Lu, and D.-L. Kwong, IEEE Trans. Electron Devices **50**, 2067 (2003).

¹⁰N. Barrett, O. Renault, J.-F. Damlencourt, and F. Martin, J. Appl. Phys. **96**, 6362 (2004).

¹¹G. D. Wilk, R. M. Wallace, and J. M. Anthony, J. Appl. Phys. **89**, 5243 (2001).

¹²J.-P. Maria, D. Wicaksana, A. I. Kingon, B. Busch, H. Schulte, E. Garfunkel, and T. Gustafsson, J. Appl. Phys. **90**, 3476 (2001).

¹³T. S. Jeon, J. M. White, and D. L. Kwong, Appl. Phys. Lett. **78**, 368 (2001).

¹⁴T. H. Ng, W. K. Chim, W. K. Choi, V. Ho, L. W. Teo, A. Y. Du, and C. H. Tung, Appl. Phys. Lett. **84**, 4385 (2004).

¹⁵V. Ho, M. S. Tay, C. H. Moey, L. W. Teo, W. K. Choi, W. K. Chim, C. L. Heng, and Y. Lei, Microelectron. Eng. **66**, 33 (2003).

¹⁶J. K. Kim, H. Cheong, Y. Kim, J.-Y. Yi, H. J. Bark, S. H. Bang, and J. H. Cho, Appl. Phys. Lett. **82**, 2527 (2003).

¹⁷S. Tiwari, F. Rana, H. Hanafi, A. Hartsten, A. Hartstein, E. F. Crabbé, and K. Chan, Appl. Phys. Lett. **68**, 1377 (1996).

¹⁸J. K. Kim, H. J. Cheong, Y. Kim, J.-Y. Yi, and H. J. Bark, S. H. Bang, and J. H. Cho, Appl. Phys. Lett. **82**, 2527 (2003).

¹⁹K. Das, M. NandaGoswami, R. Mahapatra, G. S. Kar, A. Dhar, H. N. Acharya, S. Maikap, J.-H. Lee, and S. K. Ray, Appl. Phys. Lett. **84**, 1386 (2004).