A New Convolution Structure for the Realisation of the Discrete Cosine Transform

Yuk-Hee Chan and Wan-Chi Siu
Department of Electronic Engineering
Hong Kong Polytechnic
Hung Hom, Kowloon
Hong Kong

ABSTRACT

In this paper, we present a new formulation for converting a length-N(=2^m) Discrete Cosine Transform into two length-N/2 correlations. This formulation enables us to realise the Discrete Cosine Transform with a reduced number of operations compared to conventional approaches and it also results in extremely regular structure which is most suitable for the realisation using distributed arithmetic.

Introduction

The discrete cosine transform (DCT) has been widely used as a tool for digital signal processing applications, such as image coding. Many algorithms for the computation of the DCT have been proposed since the introduction of the DCT in 1974 by Ahmed et al. [1]. These algorithms can broadly be classified into two groups: 1) indirect computation through fast Discrete Fourier Transform and Walsh-Hadamard transform [2-5] and 2) direct arithmetic. As a tool for digital signal processing applications, such as image coding, many algorithms for the DCT have been proposed since its introduction in 1974 by Ahmed et al. [1]. These algorithms can broadly be classified into two groups: 1) indirect computation through fast Discrete Fourier Transform and Walsh-Hadamard transform [2-5] and 2) direct arithmetic.

Among them, Lee [6]'s Algorithm and Vetterli [15]'s algorithm meet the minimum known number of multiplications to achieve the number of real multiplications as \( N \log_2 N \) for an \( N \)-point DCT, with \( N = 2^m \). Vetterli [15]'s algorithm is special as it is a recursive algorithm which uses the property that DCT, DFT, sin-DFT and cos-DFT can be decomposed into two half-length of the individual transforms. Hence, it is difficult to classify it critically. Narasimha [5]'s algorithm is a typical example of group one. It uses an \( N \)-point discrete Fourier transform (DFT) algorithm to evaluate a DCT by a simple rearrangement of the input data, which requires \( N \log_2 N + 2 \) real multiplications.

In this paper, we present a new formulation for converting a length-\( N(=2^m) \) Discrete Cosine Transform into two length-N/2 correlations. This formulation enables us to realise the Discrete Cosine Transform with a reduced number of operations compared to conventional approaches and it also results in extremely regular structure which is most suitable for the realisation using distributed arithmetic.

The Algorithm Derivation

The DCT[1] of a real data sequence \( \{x(i): i=0,1,\ldots,N-1\} \), where \( N = 2^m \) and \( m \) is an integer, is defined by

\[
X(k) = \sum_{i=0}^{N-1} x(i) \cos \left[ \frac{2 \pi (2i+1)k}{4N} \right] \quad \text{for} \quad k = 0,1,\ldots,N-1 \quad (1)
\]

Let \( y(i) = x(2i) \)

\[
y(N-i-1) = x(2i+1) \quad \text{for} \quad i = 0,1,\ldots,N/2-1 \quad (2)
\]

then, \( X(k) = \sum_{i=0}^{N-1} y(i) \cos \left[ \frac{2 \pi (4i+1)k}{4N} \right] \quad \text{for} \quad k = 0,1,\ldots,N-1 \quad (3)
\]

Now let us split \( X(k) \) into odd and even sequences, say \( X(2k+1) \) and \( X(2k) \), and look for a formulation of the form \( \cos(4i+1)(4k+1)z_{2N/4} \) for cosine terms. The reason for such an arrangement will be clear at a latter stage.

For odd terms of \( X(k) \):

\[
X(2k+1) = \sum_{i=0}^{N-1} y(i) \cos \left[ \frac{2 \pi (4i+1)(2k+1)}{4N} \right] \quad \text{for} \quad k = 0,1,\ldots,N/2-1 \quad (4)
\]

We define \( X'(k) = \sum_{i=0}^{N-1} y(i) \cos \left[ \frac{2 \pi (4i+1)(4k+1)}{4N} \right] \quad \text{for} \quad k = 0,1,\ldots,N-1 \quad (5)
\]

then it can be shown that

\[
X(4k+1) = X'(k) \quad \text{for} \quad k = 0,1,\ldots,N/4-1 \quad (6)
\]

\[
X(2N-4k-1) = -X'(k) \quad \text{for} \quad k = N/4,N/4+1,\ldots,N/2-1 \quad (7)
\]

For even terms of \( X(k) \):

\[
X(2k) = \sum_{i=0}^{N-1} y(i) \cos \left[ \frac{2 \pi (4i+1)(2k+1)}{4N} \right] \quad \text{for} \quad k = 0,1,\ldots,N/2-1 \quad (8)
\]

If we define \( X'(k) = \sum_{i=0}^{N-1} y(i) \cos \left[ \frac{2 \pi (4i+1)(2k+1)}{4N} \right] \quad \text{for} \quad k = 0,1,\ldots,N-1 \quad (9)
\]

then we have \( X'(N/2-1) = X(N-2) \) and \( X'(k) = X(2k) + X(2k+2) \quad \text{for} \quad k = 0,1,\ldots,N/2-2 \quad (11)
\]

In order to have the required form, let us define again

\[
F(k) = \sum_{i=0}^{N-1} z(i) \cos \left[ \frac{2 \pi (4i+1)(4k+1)}{4N} \right] \quad \text{for} \quad k = 0,1,\ldots,N-1 \quad (12)
\]

We can obtain \( X'(k) \) through the realisation of eqn. 12 since it is readily shown that

\[
X'(2k) = F(k) \quad \text{for} \quad k = 0,1,\ldots,N/4-1 \quad (13)
\]

\[
X'(N/2-1-k) = -F(k) \quad \text{for} \quad k = N/4,N/4+1,\ldots,N/2-1 \quad (14)
\]
Hence, the even terms of X(k) can be determined by the sequence \( F(k) = 0, 1, \ldots, N/2 - 1 \) through eqns. 11, 13 and 14.

Let us summarize what we have done so far. X(k) can be computed through two steps:

**Step 1:** Compute X(k) and F(k) for \( k = 0, 1, \ldots, N/2 - 1 \) and

**Step 2:** Compute X(k) by the following set of equations:

\[
X(4k + 2) = \sum_{i=4k}^{4k+2} g(i) c(N/2-1, i) c(N/2-2, i)
\]

where \( g(n) = x(n) x'(N/2 + n) \) for \( n = 0, 1, \ldots, N/2 - 1 \).

This saves almost half of the number of operations required to realise \( F(k) \) by eqn. (20). Furthermore, as \( g(n) = 2 (y(n) + y'(N/2 + n)) c(N/2, n) \), for \( n = 0, 1, \ldots, N/2 - 1 \), we need not compute \( z(n) \) from the \( y(n) \) term by term as shown in eqn. (10) to compute the sequence \( g(n) \). This further saves \( N/2 \) multiplications.

Let us clarify our proposal with a length 8 DCT with input sequence \( x(n) = 0, 1, \ldots, 7 \). Rearranging the data according eqn. (2) and from eqn. (10), we have

\[
\begin{align*}
|y(0)| & = |y(0) + y(8)| \\
|y(1)| & = |y(1) + y(7)| \\
|y(2)| & = |y(2) + y(6)| \\
|y(3)| & = |y(3) + y(5)| \\
|y(4)| & = |y(4) + y(2)| \\
|y(5)| & = |y(5) + y(3)| \\
|y(6)| & = |y(6) + y(4)| \\
|y(7)| & = |y(7) + y(5)|
\end{align*}
\]

where \( \alpha = n/16 \).

From eqns. (18), (20) and (22), we have

\[
\begin{align*}
F(0) & = 2 (y(0) + y(8)) c(N/2, 0) c(N/2+1, 0) \\
F(1) & = 2 (y(1) + y(7)) c(N/2, 1) c(N/2+1, 1) \\
F(2) & = 2 (y(2) + y(6)) c(N/2, 2) c(N/2+1, 2) \\
F(3) & = 2 (y(3) + y(5)) c(N/2, 3) c(N/2+1, 3)
\end{align*}
\]

Similarly, from eqn. (17),

\[
\begin{align*}
X(0) & = c(N/2, 0) c(N/2+1, 0) c(N/2+2, 0) \\
X(1) & = c(N/2, 1) c(N/2+1, 1) c(N/2+2, 1) \\
X(2) & = c(N/2, 2) c(N/2+1, 2) c(N/2+2, 2) \\
X(3) & = c(N/2, 3) c(N/2+1, 3) c(N/2+2, 3)
\end{align*}
\]

Hence,

\[
\begin{align*}
X(3) & = -X(2), \\
X(5) & = -X(4), \\
X(7) & = -X(6), \\
X(0) & = -F(2), \\
X(2) & = -F(1), \\
X(4) & = -F(3), \\
X(6) & = -F(0), \\
X(1) & = -F(1), \\
X(3) & = -F(0), \\
X(5) & = -F(2), \\
X(7) & = -F(3)
\end{align*}
\]

Note that values of \( F'(N/2-n-1) \)'s of eqn. (22) are exactly equal to the coefficients of \( z^n \)'s of the polynomial \( F(z) \):

\[
F(z) = C(z)G(z) \mod (z^{N+1} + 1)
\]

Recall that an Nth order polynomial can be interpolated exactly through \( N+1 \) points using Lagrange's interpolation formula. This suggests a method for determining the polynomial \( F(z) \). Firstly, the \( (N-2) \)th order polynomial \( C(z)G(z) \) is interpolated by using Lagrange's interpolation formula with \( G(z) = g(N/2-1), \ldots, g(N/2-2), g(N/2-1) \), which requires \( N-1 \) multiplications. Then \( F(z) \) can be determined by equation (23). Hence, values of \( F'(k)'s \) in eqn. (22) can be determined with \( N-1 \) multiplications only. Values of \( X(k)'s \) can also be computed by the same method. This method reduces the number of real multiplications of the new algorithm to \( 5N/2 - 2 \).

Table 1 shows the number of multiplications between the new algorithm, Lee[6]'s algorithm, Vetterli[15]'s algorithm and Narasimha[5]'s algorithm. The new algorithm shows its superiority in multiplicative complexity compared to other algorithms when \( N \) is larger than 16.

<table>
<thead>
<tr>
<th></th>
<th></th>
<th></th>
<th></th>
</tr>
</thead>
<tbody>
<tr>
<td>N</td>
<td>(N/2)log2N</td>
<td>(N/2)log2N</td>
<td>Nlog2-N+2</td>
</tr>
<tr>
<td>8</td>
<td>11</td>
<td>12</td>
<td>18</td>
</tr>
<tr>
<td>16</td>
<td>18</td>
<td>12</td>
<td>30</td>
</tr>
<tr>
<td>32</td>
<td>34</td>
<td>24</td>
<td>36</td>
</tr>
<tr>
<td>64</td>
<td>70</td>
<td>50</td>
<td>60</td>
</tr>
<tr>
<td>128</td>
<td>126</td>
<td>70</td>
<td>90</td>
</tr>
<tr>
<td>256</td>
<td>310</td>
<td>244</td>
<td>330</td>
</tr>
<tr>
<td>512</td>
<td>384</td>
<td>294</td>
<td>4098</td>
</tr>
</tbody>
</table>
Hardware Realisation

The proposed algorithm is very structural. Hence it is most suitable for VLSI implementation. Consider Fig. 1 which shows a block diagram of the implementation of the new algorithm. Only three simple permutation networks and two correlation hardware modules are required. Besides, nearly half of hardware cost can be saved as hardware modules A and B can be realised serially using a single unit. In this case the realisation time is unavoidably increased.

\[ y(i) = x(2i), y(N-i-1) = x(2i+1) \]

There are a number of implementation methods to build a cyclic correlation hardware module. One of the possibilities is to realise it by distributed arithmetic[17]. The distributed arithmetic is so regular and structural that it is very suitable for VLSI realisation. The advantages of this architecture are: (1) no actual multiplication involved as multipliers are replaced by memory look-up tables, (2) high accuracy as it suffers fewer rounding/truncation error than the other structures, (3) possible for modular circuit design as the structure is extremely regular and (4) simple structure which leads to a saving of gate count and makes routing easy. These features allow a high speed circuit design composed of memories, adders and registers only.

Consider eqn. (22), if \( g(-n) \) is defined as \(-g(N/2-n)\), we have

\[ F(k) = \sum_{\eta=0}^{N/2-1} g(\eta-k) \cdot C(\eta) \]  

(24)

As \( g(\eta-k) \) can be expressed in the way

\[ g(\eta-k) = -g(\eta-k) \cdot \sum_{j=1}^{M-1} g(\eta-k) \cdot 2^j \]  

(25)

where \( M \), \( g(\eta-k) \) and \( g(-\eta-k) \) are the word length, the jth most significant bit and the sign bit respectively. After scaling to 2's-complement fractional number, equation (24) becomes

\[ F(k) = \sum_{\eta=0}^{N/2-1} g(\eta-k) \] 

(26)

Value of \( \sum_{\eta=0}^{N/2-1} g(\eta-k) \cdot C(\eta) \) can be pre-calculated and stored in a ROM with ROM size \( = 2^{N/2} \) words. Then \( F(k) \) can be obtained by \( M \) ROM accesses and \( M-1 \) shift-additions after \( g(\eta) \)'s are available. The implementation of the convolution by distributed arithmetic is as shown in Fig. 2. \( X^*(k) \) can also be computed by the same approach.

Figure 1. Hardware implementation of the proposed algorithm.

Figure 2. Implementation of convolution with Distributed Arithmetic

To speed up the whole process, we introduce the concept of pipelining. As shown in Fig. 1, the whole process is divided into three stages. Stage 1 includes permutation Network A and hardware modules for realising \( y_o(n) \) and \( g(n) \). Fig. 3 is a typical approach to realise \( y_o(n) \) and \( g(n) \). Note that no address generation is required to obtain the values for \( C(n) \). Actually, values of \( C(n) \) are stored in a circular buffer such that it is automatically sent out one by one sequentially. The circular buffer can be constructed with either ROM or RAM. It would be more flexible if RAM is used. One multiplier is required in this stage.

Figure 3. Hardware module for realising \( y^o(n) \) and \( g(n) \) from \( y^o(n) \).

Stage 2 includes the correlation hardware and the permutation network for realising \( <5^j \cdot 4^n = 4k+1 \). The correlation hardware is realised by the distributed arithmetic as mentioned above. Fig. 4 shows a possible approach to realise the permutation network. Typically, permuted data can be obtained by using the technique of table look-up or a switch network. The use of switch network increases the hardware complexity and hence the hardware cost while the use of table look-up involves address generation. However, we can use ROM to store up the address generation table such that permuted data can be retrieved efficiently within two memory accesses. In a practical case, such as image compression, we only deal with short lengths, for instance,
a length-16 DCT. Hence, this approach is effective and efficient as only a table of small size is required. Instead of dynamic approaches mentioned above, we can use static approach by wiring up inputs to appropriate outputs of the permutation network. This is not flexible but can speed up the permutation. It may not be impractical as only a particular short length DCT is required for some special usage. The permutation network A in stage 1 has also the same type of constraints.

![Permutation Network by using Table Look-Up](image)

**Figure 4.** Permutation Network by using Table Look-Up.

Stage 3 can be implemented as shown in Fig.5. Input data should be negated alternatively before going into the subtractor. This can be done by a dedicated hardware buffer which negated input data alternatively before sending them out or by using a multiplexer which acts as a switch as shown in Fig.5. The output of the subtractor is fed back to the input of the subtractor for the following subtraction such that final results can come out recursively.

![Addition Matrix in Stage 3](image)

**Figure 5.** Addition Matrix in Stage 3.

According to the derivation from eqn.(24) to (26), the time required for computing the two correlations is \( N(M-1) T_A + 2T_m \) where \( T_A \) is the time required for an addition, if they are computed in parallel as shown in Fig.1. The time required for stage 1 and stage 3 are roughly \( N/2 \) \( T_A + T_m \) and \( N/2-1 \) \( T_A \) respectively, where \( T_m \) is the time required for an multiplication. Therefore, stage two will dominate the timing of the pipeline process if a fast multiplier exists. This gives the lower bound of the total time required for computing all DCT coefficients. Actually, we can make some modifications to increase the speed of the correlation further. The simplest one is to partition the input words into the most significant half and least significant half and so on. Then we can introduce parallelism in the computation by increasing the number of adders as we can deal with additions in parallel. Theoretically speaking, we can speed up the whole process to the upper bound that requires the least computation time, say \( N/2-1 \) \( T_A \), by introducing a sufficient number of adders and multipliers when the hardware cost is not a problem. This upper bound is limited by the recursive nature of stage 3.

In short, the proposed algorithm can be realized efficiently and easily by dedicated hardware or gate array technology. The structure of the hardware required is so simple that it involves a small memory size, a few adders, registers and one multiplier only. This can achieve a high performance DCT processor at a minimum cost and development time.

**Conclusion**

In this paper, a new algorithm is presented such that an \( N \)-length DCT can be directly computed by correlation. This algorithm involves no DFT computation and can be realized through very simple hardware structures and is very suitable for VLSI implementation.

**Reference**